SC28L194A1BE NXP Semiconductors, SC28L194A1BE Datasheet - Page 24

• Manufacturer Part Number: SC28L194A1BE
• Description: UART Interface IC UART QUAD W/FIFO
• Manufacturer: NXP Semiconductors
• Type: Quad UARTr

Specifications of SC28L194A1BE

• Number Of Channels: 4
• Data Rate: 460.8 Kbps
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 3 V
• Supply Current: 30 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Package / Case: LQFP-80
• Description/function: Quad UART
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V, 5 V
• Lead Free Status / Rohs Status: Details
• Other names: SC28L194A1BE,557

Philips Semiconductors
Table 12. IMR - Interrupt Mask Register
The programming of this register selects which bits in the ISR cause
an interrupt output. If a bit in the ISR is a ’1’ and the corresponding
bit in the IMR is a ’1’, the interrupt source is presented to the internal
interrupt arbitration circuits, eventually resulting in the IRQN output
being asserted (low). If the corresponding bit in the IMR is a zero,
the state of the bit in the ISR has no affect on the IRQN output.
IMR[7] - Controls if a change of state in the inputs equipped with
input change detectors will cause an interrupt.
IMR[6] - Controls the generation of an interrupt by the watch-dog
timer event. If set, a count of 64 idle bit times in the receiver will
begin interrupt arbitration.
IMR[5] - Enables the generation of an interrupt in response to
changes in the Address Recognition circuitry of the Special Mode
(multi-drop or wake-up mode).
IMR[4] - Enables the generation of an interrupt in response to
recognition of an in-band flow control character.
IMR[3] - Reserved
IMR[2] - Enables the generation of an interrupt when a Break
condition has been detected by the channel receiver.
IMR[1] - Enables the generation of an interrupt when servicing for
the RxFIFO is desired.
IMR[0] - Enables the generation of an interrupt when servicing for
the TxFIFO is desired.
Table 13. RxFIFO Receiver FIFO
The FIFO for the receiver is 11 bits wide and 16 “words” deep. The
status of each byte received is stored with that byte and is moved
along with the byte as the characters are read from the FIFO. The
upper three bits are presented in the STATUS register and they
change in the status register each time a data byte is read from the
FIFO. Therefor the status register should be read BEFORE the byte
is read from the RxFIFO if one wishes to ascertain the quality of the
byte
The forgoing applies to the “character error” mode of status
reporting. See MR1[5] and “RxFIFO Status” descriptions for “block
error” status reporting. Briefly “Block Error” gives the accumulated
error of all bytes received in the RxFIFO since the last “Reset Error”
command was issued. (CR = x’04)
Table 14. TxFIFO - Transmitter FIFO
The FIFO for the transmitter is 8 bits wide by 16 bytes deep. For
character lengths less than 8 bits the upper bits will be ignored by
the transmitter state machine and thus are effectively discarded.
2006 Aug 15
I/O Port change
of state
Quad UART for 3.3 V and 5 V supply voltage
Received
Bit[10]
Status
Break
Bit 7
8 data bits. MSBs set to 0 for 7, 6, 5 bit data
Framing
Status
Bit[9]
Error
Receiver Watch-dog
Time-out
Bit 6
Bits 7:0
Status
Bit[8]
Parity
Error
Address
recognition event
MSBs =0 for 7,6,5 bit
8 data bits
Bits [7:0]
Bit 5
data
Xon/off event
Bit 4
24
Table 15. BCRBRK - Bidding Control Register -
This register provides the 3 MSBs of the Interrupt Arbitration number
for a break change interrupt.
Table 16. BCRCOS - Bidding Control Register -
This register provides the 3 MSBs of the Interrupt Arbitration number
for a Change of State, COS, interrupt.
Table 17. BCRx - Bidding Control Register -
This register provides the 3 MSBs of the Interrupt Arbitration number
for an Xon/Xoff interrupt.
Table 18. BCRA - Bidding Control Register -
This register provides the 3 MSBs of the Interrupt Arbitration number
for an address recognition event interrupt.
Table 19. XonCR - Xon Character Register
An 8 bit character register that contains the compare value for an
Xon character.
Table 20. XoffCR - Xoff Character Register
An 8 bit character register that contains the compare value for an
Xoff character.
Table 21. ARCR - Address Recognition Character
An 8 bit character register that contains the compare value for the
wake-up address character.
Reserved
Reserved
Read as x’0
Reserved
Reserved
8 Bits of the Multi-Drop Address Character Recognition
Bits 7:3
Set to 0
Bits 7:3
Bits 7:3
Bits 7:3
Bit 3
Break Change
Change of State
Xon/Xoff
Address
Register
8 Bits of the Xon Character Recognition
8 Bits of the Xoff Character Recognition
Break State
Change of
Bit 2
MSB of an address recognition event
interrupt bid
MSB of break change interrupt bid
MSB of a COS interrupt bid
MSB of an Xon/Xoff interrupt bid
Bits 7:0
Bits 7:0
Bits 7:0
RxRDY
interrupt
Bit 1
Bits 2:0
Bits 2:0
Bits 2:0
Bits 2:0
SC28L194
Product data sheet
TxRDY
interrupt
Bit 0