SC28L194A1BE NXP Semiconductors, SC28L194A1BE Datasheet - Page 16

• Manufacturer Part Number: SC28L194A1BE
• Description: UART Interface IC UART QUAD W/FIFO
• Manufacturer: NXP Semiconductors
• Type: Quad UARTr

Specifications of SC28L194A1BE

• Number Of Channels: 4
• Data Rate: 460.8 Kbps
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 3 V
• Supply Current: 30 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Package / Case: LQFP-80
• Description/function: Quad UART
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V, 5 V
• Lead Free Status / Rohs Status: Details
• Other names: SC28L194A1BE,557

Philips Semiconductors
Table 2. GCCR - Global Configuration Control Register
THIS IS A VERY IMPORTANT REGISTER! IT SHOULD BE THE FIRST REGISTER ADDRESSED DURING INITIALIZATION. This register
has two addresses: x‘0F and x‘8F. The Global Configuration Control Register (GCCR) sets the type of bus cycle, interrupt vector modification
and the power-up or -down mode.
GCCR(7): This bit is reserved for future versions of this device. If
not set to zero most internal addressing will be disabled!
GCCR(6): Bus cycle selection
Controls the operation of the host interface logic. If reset, the power
on/reset default, the host interface can accommodate arbitrarily long
bus I/O cycles. If the bit is set, the Quad UART expects four Sclk
cycle bus I/O operations similar to those produced by an i80386
processor in non-pipelined mode. The major differences in these
modes are observed in the DACKN pin function. In Sync mode, no
negation of CEN is required between cycles.
GCCR(2:1): Interrupt vector configuration
The IVC field controls if and how the assertion of IACKN (the
interrupt acknowledge pin) will form the interrupt vector for the Quad
UART. If b’00, no vector will be presented during an IACKN cycle.
The bus will be driven high (xFF). If the field contains a b’01, the
contents of the IVR, Interrupt Vector Register, will be presented as
the interrupt vector without modification. If IVC = b’10, the channel
code will replace the 3 LSBs of the IVR; if IVC = b’11 then a modified
interrupt type and channel code replace the 5 LSBs of the IVR.
Note: The modified type field IVR(4:3) is:
GCCR(0): Power down control
Controls the power down function. During power down the internal
oscillator is disabled, interrupt arbitration and all data
2006 Aug 15
Reserved
Reserved
Must be set to 0
Quad UART for 3.3 V and 5 V supply voltage
10
11
01
00
Bit 7
Receiver w/o error
Receiver with error
Transmitter
All remaining sources
Sync bus cycles
0 - async cycles
1 - Sync, non-pipe-lined
cycle
Bit 6
Reserved
Reserved
Set to 0
Bit 5:3
IVC, Interrupt Vector Control
00 - no interrupt vector
01 - IVR
10 - IVR + channel code
11 - IVR + interrupt type + channel code
16
transmission/reception activities cease, and all processing for input
change detection, BRG counter/timers and Address/Xon./Xoff
recognition is disabled.
Note: For maximum power savings it is recommended that all
switching inputs be stopped and all input voltage levels be within 0.5
volt of the Vcc and Vss power supply levels.
To switch from the asynchronous to the synchronous bus cycle
mode, a single write operation to the GCCR, terminated by a
negation of the CEN pin, is required. This cycle may be 4 cycles
long if the setup time of the CEN edge to Sclk can be guaranteed.
The host CPU must ensure that a minimum of two Sclk cycles
elapse before the initiation of the next (synchronous) bus cycle(s).
A hardware or software reset is recommended for the unlikely
requirement of returning to the asynchronous bus cycling mode.
MR - Mode Registers
The user must exercise caution when changing the mode of running
receivers, transmitters or BRG counter/timers. The selected mode
will be activated immediately upon selection, even if this occurs
during the reception or transmission of a character. It is also
possible to disrupt internal controllers by changing modes at critical
times, thus rendering later transmission or reception faulty or
impossible. An exception to this policy is switching from auto-echo
or remote loop back modes to normal mode. If the deselection
occurs just after the receiver has sampled the stop bit (in most
cases indicated by the assertion of the channel’s RxRDY bit) and
the transmitter is enabled, the transmitter will remain in auto-echo
mode until the end of the transmission of the stop bit.
Bit 2:1
Power Down Mode
0 - Device enabled
1 - Power down
SC28L194
Product data sheet
Bit 0