SC28L194A1BE NXP Semiconductors, SC28L194A1BE Datasheet - Page 19

• Manufacturer Part Number: SC28L194A1BE
• Description: UART Interface IC UART QUAD W/FIFO
• Manufacturer: NXP Semiconductors
• Type: Quad UARTr

Specifications of SC28L194A1BE

• Number Of Channels: 4
• Data Rate: 460.8 Kbps
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 3 V
• Supply Current: 30 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Package / Case: LQFP-80
• Description/function: Quad UART
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V, 5 V
• Lead Free Status / Rohs Status: Details
• Other names: SC28L194A1BE,557

Philips Semiconductors
Table 5. MR2 - Mode Register 2
The MR2 register provides basic channel setup control that may need more frequent updating.
MR2[7:6] - Mode Select
The Quad UART can operate in one of four modes: MR2[7:6] = b’00
is the normal mode, with the transmitter and receiver operating
independently.
MR2[7:6] = b’01 places the channel in the automatic echo mode,
which automatically re transmits the received data. The following
conditions are true while in automatic echo mode:
CPU to receiver communication continues normally, but the CPU to
transmitter link is disabled.
Two diagnostic modes can also be selected.
MR2[7:6] = b’10 selects local loop back mode. In this mode:
The second diagnostic mode is the remote loop back mode,
selected by MR2[7:6] = b’11. In this mode:
MR2[5] - Transmitter Request to Send Control
This bit controls the deactivation of the RTSN output (I/O2) by the
transmitter. This output is manually asserted and negated by
appropriate commands issued via the command register. MR2[5] = 1
2006 Aug 15
Channel Mode
00 = normal
01 = Auto echo
10 = Local loop
11 = Remote loop
Quad UART for 3.3 V and 5 V supply voltage
Received data is re-clocked and re-transmitted on the TxD
output.
The receive clock is used for the transmitter.
The receiver must be enabled, but the transmitter need not be
enabled.
The TxRDY and TxEMT status bits are inactive.
The received parity is checked, but is not regenerated for
transmission, i.e., transmitted parity bit is as received.
Character framing is checked, but the stop bits are retransmitted
as received.
A received break is echoed as received until the next valid start
bit is detected.
The transmitter output is internally connected to the receiver
input.
The transmit clock is used for the receiver.
The TxD output is held high.
The RxD input is ignored.
The transmitter must be enabled, but the receiver need not be
enabled.
CPU to transmitter and receiver communications continue
normally.
Received data is re-clocked and re-transmitted on the TxD
output.
The receive clock is used for the transmitter.
Received data is not sent to the local CPU, and the error status
conditions are inactive.
The received parity is not checked and is not regenerated for
transmission, i.e., the transmitted parity bit is as received.
The receiver must be enabled, but the transmitter need not be
enabled.
Character framing is not checked, and the stop bits are
retransmitted as received.
A received break is echoed as received until the next valid start
bit is detected.
Bits 7:6
TxRTS Control
0 = No
1 = Yes
Bit 5
CTSN Enable Tx
0 = No
1 = Yes
Bit 4
19
causes RTSN to be reset automatically one bit time after the
characters in the transmit shift register and in the TxFIFO (if any)
are completely transmitted (includes the programmed number of
stop bits if the transmitter is not enabled). This feature can be used
to automatically terminate the transmission of a message as follows:
NOTE: When the transmitter controls the RTSN pin, the meaning of
the pin is COMPLETELY changed. It has nothing to do with the
normal RTSN/CTSN “handshaking”. It is usually used to mean “end
of message” and to “turn the line around” in simplex
communications.
MR2[4] - Clear to Send Control
The state of this bit determines if the CTSN input (I/O0) controls the
operation of the transmitter. If this bit is 0, CTSN has no effect on the
transmitter. If this bit is a 1, the transmitter checks the state of CTSN
each time it is ready to begin sending a character. If it is asserted
(low), the character is transmitted. If it is negated (high), the TxD
output remains in the marking state and the transmission is delayed
until CTSN goes low. Changes in CTSN, while a character is being
transmitted, do not affect the transmission of that character. This
feature can be used to prevent overrun of a remote receiver.
MR2[3:2] - RxINT control field
Controls when interrupt arbitration for a receiver begins based on
RxFIFO fill level. This field allows interrupt arbitration to begin when
the RxFIFO is full, 3/4 full, 1/2 full or when it contains at least 1
character.
MR2[1:0] - Stop Bit Length Select
This field programs the length of the stop bit appended to the
transmitted character. Stop bit lengths of 9/16, 1, 1.5 and 2 bits can
be programmed for character lengths of 6, 7, and 8 bits. For a
character length of 5 bits, 1, 1.5 and 2 stop bits can be programmed.
In all cases, the receiver only checks for a mark condition at the
center of the first stop bit position (one bit time after the last data bit,
or after the parity bit if parity is enabled). If an external 1X clock is
used for the transmitter, MR2[1] = 0 selects one stop bit and
MR2[1] = 1 selects two stop bits to be transmitted.
Program auto reset mode: MR2[5]= 1.
Enable transmitter.
Assert RTSN via command.
Send message.
After the last character of the message is loaded to the TxFIFO,
disable the transmitter. Before disabling the transmitter be sure
the Status Register TxEMT bit is NOT set (i.e., the transmitter is
not underrun). The underrun condition is indicated by the TxEMT
bit in the SR being set. The codition occurs immediately upon
enabling the transmitter and persists until a character is loaded
to the TxFIFO. The Underrun condition will not be a problem as
long as the controlling processor keeps up with the transmitter
data flow. The proper operation of this feature assumes that the
transmitter is busy (not underrun) when the disable is issued.
The last character will be transmitted and RTSN will be reset one
bit time after the last stop bit.
RxINT
00 = RRDY
01 = Half Full
10 = 3/4 Full
11 = Full
Bit 3:2
Stop Length
00 = 1.0
01 = 1.5
10 = 2.0
11 = 9/16
SC28L194
Product data sheet
Bit 1:0