MC9328MX21SVM Freescale, MC9328MX21SVM Datasheet - Page 11

no-image

MC9328MX21SVM

Manufacturer Part Number
MC9328MX21SVM
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9328MX21SVM

Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9328MX21SVM
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9328MX21SVM
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9328MX21SVMR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
PB[10:21], PF[16]
Signal Name
KP_COL[7:0]
UART4_CTS
SYS_CLK1
SYS_CLK2
SSI1_RXD
SSI2_RXD
SSI3_RXD
SSI1_CLK
SSI1_TXD
SSI2_CLK
SSI2_TXD
SSI3_CLK
SSI3_TXD
SAP_RXD
SAP_TXD
SAP_CLK
I2C_DATA
SSI1_FS
SSI2_FS
SSI3_FS
I2C_CLK
SAP_FS
OWIRE
PWMO
Clear to Send output signal which is multiplexed with USBH1_TXDP and USBH1_RXDM.
Transmit serial data
Receive serial data
Frame Sync signal which is output in master and input in slave
SSI1 master clock. Multiplexed with TOUT.
Serial clock signal which is output in master or input in slave.
Transmit serial data signal
Receive serial data
Frame Sync signal which is output in master and input in slave.
SSI2 master clock. Multiplexed with TOUT.
Serial clock signal which is output in master or input in slave. Multiplexed with SLCDC2_CLK
Transmit serial data signal which is multiplexed with SLCDC2_CS
Receive serial data which is multiplexed with SLCDC2_RS
Frame Sync signal which is output in master and input in slave. Multiplexed with SLCDC2_D0.
Serial clock signal which is output in master or input in slave.
Transmit serial data
Receive serial data
Frame Sync signal which is output in master and input in slave.
I
I
1-Wire input and output signal. This signal is multiplexed with JTAG RTCK.
PWM Output. This signal is multiplexed with PC_SPKOUT of PCMCIA, as well as TOUT2 and TOUT3
of the General Purpose Timer module.
Dedicated GPIO. When unused, program this signal as an input with the on-chip pull-up resistor enabled.
Keypad Column selection signals. KP_COL[7:6] are multiplexed with UART2_CTS and UART2_TXD
respectively. Alternatively, KP_COL6 is also available on the internal factory test signal TEST_WB2. The
Function Multiplexing Control Register in the System Control chapter must be used in conjunction with
programming the GPIO multiplexing (to select the alternate signal multiplexing) to choose which signal
KP_COL6 is available.
Serial clock signal which is output in master or input in slave
2
2
C Clock
C Data
Serial Audio Port – SSI (configurable to I
Table 2. i.MX21S Signal Descriptions (Continued)
MC9328MX21S Technical Data, Rev. 1.3
General Purpose Input/Output
Keypad
1-Wire
PWM
I
2
C
Function/Notes
2
S protocol and AC97)
Signal Descriptions
11

Related parts for MC9328MX21SVM