JS28F320J3F75A NUMONYX, JS28F320J3F75A Datasheet - Page 18

• Manufacturer Part Number: JS28F320J3F75A
• Description: PARALLEL NOR
• Manufacturer: NUMONYX

4.3
Table 3:
Datasheet
18
A[MAX:1]
DQ[15:8]
DQ[7:0]
Symbol
CE[2:0]
BYTE#
VCCQ
VPEN
WE#
RP#
OE#
STS
VCC
VSS
RFU
NC
A0
Signal Descriptions for J3 65 nm SBC
Open Drain
Output
Output
Output
Supply
Signal Descriptions
Table 3
each.
Input/
Input/
Power
Power
Type
Input
Input
Input
Input
Input
Input
Input
Input
—
—
lists the active signals used on J3 65 nm SBC and provides a description of
BYTE-SELECT ADDRESS: Selects between high and low byte when the device is in x8 mode. This
address is latched during a x8 program cycle. Not used in x16 mode (i.e., the A0 input buffer is
turned off when BYTE# is high).
ADDRESS INPUTS: Inputs for addresses during read and program operations. Addresses are
internally latched during a program cycle:
32-Mbit — A[21:1]
64-Mbit— A[22:1]
128-Mbit — A[23:1]
LOW-BYTE DATA BUS: Inputs data during buffer writes and programming, and inputs commands
during CUI writes. Outputs array, CFI, identifier, or status data in the appropriate read mode. Data
is internally latched during write operations.
HIGH-BYTE DATA BUS: Inputs data during x16 buffer writes and programming operations.
Outputs array, CFI, or identifier data in the appropriate read mode; not used for Status Register
reads. Data is internally latched during write operations in x16 mode. D[15:8] float in x8 mode.
CHIP ENABLE: Activates the 32-, 64-, 128-Mbit devices’ control logic, input buffers, decoders, and
sense amplifiers. When the device is de-selected (see
for 32-, 64-, 128-Mb” on page 30
All timing specifications are the same for these three signals. Device selection occurs with the first
edge of CE0, CE1, or CE2 that enables the device. Device deselection occurs with the first edge of
CE0, CE1, or CE2 that disables the device (see
32-, 64-, 128-Mb” on page 30
RESET: RP#-low resets internal automation and puts the device in power-down mode. RP#-high
enables normal operation. Exit from reset sets the device to read array mode. When driven low,
RP# inhibits write operations which provides data protection during power transitions.
OUTPUT ENABLE: Activates the device’s outputs through the data buffers during a read cycle.
OE# is active low.
WRITE ENABLE: Controls writes to the CUI, the Write Buffer, and array blocks. WE# is active low.
Addresses and data are latched on the rising edge of WE#.
STATUS: Indicates the status of the internal state machine. When configured in level mode
(default), it acts as a RY/BY# signal. When configured in one of its pulse modes, it can pulse to
indicate program and/or erase completion. For alternate configurations of the Status signal, see the
Configurations command and
to VCCQ with a pull-up resistor.
BYTE ENABLE: BYTE#-low places the device in x8 mode; data is input or output on D[7:0], while
D[15:8] is placed in High-Z. Address A0 selects between the high and low byte. BYTE#-high places
the device in x16 mode, and turns off the A0 input buffer, the address A1 becomes the lowest-order
address bit.
ERASE / PROGRAM / BLOCK LOCK ENABLE: For erasing array blocks, programming data, or
configuring lock-bits.
With V
CORE Power Supply: Core (logic) source voltage. Writes to the flash array are inhibited when V
≤ V
Caution: Device operation at invalid Vcc voltages should not be attempted.
I/O Power Supply: Power supply for Input/Output buffers.This ball can be tied directly to V
GROUND: Ground reference for device logic voltages. Connect to system ground.
No Connect: Lead is not internally connected; it may be driven or floated.
Reserved for Future Use: Balls designated as RFU are reserved by Numonyx for future device
functionality and enhancement.
Lko
.
PEN
≤ V
PENLK
, memory contents cannot be altered.
Numonyx
®
Section 9.7, “Status Signal” on page 41
Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
).
Name and Function
), power reduces to standby levels.
Table 17, “Chip Enable Truth Table for
Table 17, “Chip Enable Truth Table
. STS is to be tied
March 2010
208032-02
CC
.
CC