TEF6607T/V5,518 NXP Semiconductors, TEF6607T/V5,518 Datasheet - Page 34

• Manufacturer Part Number: TEF6607T/V5,518
• Description: IC TUNER CAR RADIO AM/FM 32SOIC
• Manufacturer: NXP Semiconductors

Specifications of TEF6607T/V5,518

• Frequency: *
• Sensitivity: *
• Data Rate - Maximum: *
• Modulation Or Protocol: *
• Applications: *
• Current - Receiving: *
• Data Interface: *
• Memory Size: *
• Antenna Connector: *
• Features: *
• Voltage - Supply: *
• Operating Temperature: *
• Package / Case: 32-SOIC (0.300", 7.50mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935288264518

NXP Semiconductors
Table 11.
LPC3152_3154
Preliminary data sheet
Pin name
Video related pin multiplexing
mLCD_CSB
mLCD_DB_1
mLCD_DB_0
mLCD_E_RD
mLCD_RS
mLCD_RW_WR
mLCD_DB_2
Pin descriptions of multiplexed pins
6.28.1 Pin connections
6.28 LCD/NAND flash/SDRAM multiplexing
Default signal
LCD_CSB
LCD_DB_1
LCD_DB_0
LCD_E_RD
LCD_RS
LCD_RW_WR
LCD_DB_2
The LPC3152/3154 contains a rich set of specialized hardware interfaces, but the TFBGA
package does not contain enough pins to allow use of all signals of all interfaces
simultaneously. Therefore a pin-multiplexing scheme is implemented, which allows the
selection of the right interface for the application.
Pin multiplexing is enabled between the following interfaces:
The pin interface multiplexing is subdivided into five categories: storage, video, audio,
NAND flash, and UART related pin multiplexing. Each category supports several modes,
which can be selected by programming the corresponding registers in the SysCReg.
•
•
•
•
•
•
•
•
Fast mode (400 kHz SCL with 24 MHz APB clock; 325 kHz with12 MHz APB clock;
175 kHz with 6 MHz APB clock).
Interrupt support.
Supports DMA transfers (single).
Four modes of operation:
– Master transmitter
– Master receiver
– Slave transmitter
– Slave receiver
between the dedicated LCD interface and the External Bus Interface (EBI).
between the NAND flash controller and the Memory Card Interface (MCI).
between UART and SPI.
between I2STX_0 output and the PCM interface.
Alternate signal
EBI_NSTCS_0
EBI_NSTCS_1
EBI_CLKOUT
EBI_CKE
EBI_NDYCS
EBI_DQM_1
EBI_A_2
All information provided in this document is subject to legal disclaimers.
Rev. 0.12 — 27 May 2010
Description
LCD_CSB — LCD chip select for external LCD controller.
EBI_NSTCS_0 — EBI static memory chip select 0.
LCD_DB_1 — LCD bidirectional data line 1.
EBI_NSTCS_1 — EBI static memory chip select 1.
LCD_DB_0 — LCD bidirectional data line 0.
EBI_CLKOUT — EBI SDRAM clock signal.
LCD_E_RD — LCD enable/read signal.
EBI_CKE — EBI SDRAM clock enable.
LCD_RS — LCD register select signal.
EBI_NDYCS — EBI SDRAM chip select.
LCD_RW_WR — LCD read write/write signal.
EBI_DQM_1 — EBI SDRAM data mask output 1.
LCD_DB_2 — LCD bidirectional data line 2.
EBI_A_2 — EBI address line 2.
LPC3152/3154
© NXP B.V. 2010. All rights reserved.
34 of 88