HW-SPAR3E-SK-US-G Xilinx Inc, HW-SPAR3E-SK-US-G Datasheet - Page 29

no-image

HW-SPAR3E-SK-US-G

Manufacturer Part Number
HW-SPAR3E-SK-US-G
Description
KIT STARTER SPARTAN-3E
Manufacturer
Xilinx Inc
Datasheets

Specifications of HW-SPAR3E-SK-US-G

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1507
Table 14: Carry Logic Functions
DS312-2 (v3.8) August 26, 2009
Product Specification
CYINIT
CY0F
CY0G
CYMUXF
Function
R
G[4:1]
F[4:1]
Initializes carry chain for a slice. Fixed selection of:
• CIN carry input from the slice below
• BX input
Carry generation for bottom half of slice. Fixed selection of:
• F1 or F2 inputs to the LUT (both equal 1 when a carry is to be generated)
• FAND gate for multiplication
• BX input for carry initialization
• Fixed "1" or "0" input for use as a simple Boolean function
Carry generation for top half of slice. Fixed selection of:
• G1 or G2 inputs to the LUT (both equal 1 when a carry is to be generated)
• GAND gate for multiplication
• BY input for carry initialization
• Fixed "1" or "0" input for use as a simple Boolean function
Carry generation or propagation mux for bottom half of slice. Dynamic selection via CYSELF of:
• CYINIT carry propagation (CYSELF = 1)
• CY0F carry generation (CYSELF = 0)
BY
BX
4
G1
F1
G2
F2
GAND
FAND
A[4:1]
A[4:1]
G-LUT
F-LUT
Figure 22: Carry Logic
D
D
1
www.xilinx.com
1
CYSELG
1
0
1
CYSELF
0
CY0G
CY0F
COUT
Description
CYMUXG
CIN
CYMUXF
CYINIT
XORG
XORF
FFY
FFX
Functional Description
DS312-2_14_021305
YQ
YB
Y
XQ
XB
X
29

Related parts for HW-SPAR3E-SK-US-G