EVAL-ADM1026EB ON Semiconductor, EVAL-ADM1026EB Datasheet - Page 12

• Manufacturer Part Number: EVAL-ADM1026EB
• Description: BOARD EVAL FOR ADM1026
• Manufacturer: ON Semiconductor
• Type: Temperature Sensorr

Specifications of EVAL-ADM1026EB

• Contents: Evaluation Board
• For Use With/related Products: ADM1026
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

SMBus Protocols for RAM and EEPROM
non−volatile EEPROM. RAM occupies Addresses 00h to
6Fh, while EEPROM occupies Addresses 8000h to 9FFFh.
(CONTINUED)
(CONTINUED)
(CONTINUED)
(CONTINUED)
SDA
SDA
SCL
SCL
START BY
START BY
The ADM1026 contains volatile registers (RAM) and
MASTER
MASTER
SDA
SCL
SDA
2. Data is sent over the serial bus in sequences of nine
SCL
clock pulses, 8 bits of data followed by an
acknowledge bit from the slave device. Data
transitions on the data line must occur during the
low period of the clock signal and remain stable
during the high period, because a low−to−high
transition when the clock is high may be interpreted
as a stop signal.
If the operation is a write operation, the first data
byte after the slave address is a command byte.
This tells the slave device what to expect next. It
may be an instruction telling the slave device to
expect a block write, or it may simply be a register
address that tells the slave where subsequent data is
to be written.
Because data can flow in only one direction as
defined by the R/W bit, it is not possible to send a
command to a slave device during a read operation.
1
1
0
0
1
1
D7
D7
1
1
D6
D6
0
0
SLAVE ADDRESS
SLAVE ADDRESS
D5
D5
1
FRAME 1
1
FRAME 1
D4
D4
1
1
DATA BYTE
DATA BYTE
FRAME 3
Figure 16. General SMBus Write Timing Diagram
Figure 17. General SMBus Read Timing Diagram
FRAME 3
A1
D3
A1
D3
A0
D2
A0
D2
R/W
R/W
D1
D1
ACK. BY
ACK. BY
SLAVE
SLAVE
http://onsemi.com
9
9
D0
D0
MASTER
ACK. BY
ACK. BY
SLAVE
1
9
1
9
D7
D7
12
D6
D6
EEPROM as single data bytes and as block (sequential) read
or write operations of 32 data bytes, the maximum block size
allowed by the SMBus specification.
*If it is required to perform several read or write operations in
Data can be written to and read from both RAM and
succession, the master can send a repeat start condition
instead of a stop condition to begin a new operation.
1
1
D7
D7
3. When all data bytes have been read or written, stop
D5
D5
Before doing a read operation, it may first be
necessary to do a write operation to tell the slave
what type of read operation to expect and/or the
address from which data is to be read.
conditions are established. In write mode, the master
pulls the data line high during the 10th clock pulse
to assert a stop condition. In read mode, the master
device releases the SDA line during the low period
before the ninth clock pulse, but the slave device
does not pull it low (called No Acknowledge). The
master takes the data line low during the low period
before the 10th clock pulse, then high during the
10th clock pulse to assert a stop condition.
COMMAND CODE
D 6
D 6
D4
D4
DATA BYTE
FRAME 2
FRAME 2
D5
D5
D3
D3
D4
D4
D2
D2
DATA BYTE
DATA BYTE
FRAME N
FRAME N
D3
D3
D1
D1
D2
D2
D0
D0
MASTER
ACK. BY
ACK. BY
SLAVE
9
9
D1
D1
D0
D0
NO ACK.
ACK. BY
SLAVE
9
9
STOP BY
STOP BY
MASTER
MASTER