MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 61
![BOARD DEV SYSTEM MPC8536E](/photos/29/8/290884/mpc8536eimg_sml.jpg)
MPC8536DS
Manufacturer Part Number
MPC8536DS
Description
BOARD DEV SYSTEM MPC8536E
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets
1.MPC8536EBVTAVLA.pdf
(127 pages)
2.MPC8536EBVTAVLA.pdf
(1706 pages)
3.MPC8536DS.pdf
(2 pages)
4.MPC8536DS.pdf
(126 pages)
Specifications of MPC8536DS
Contents
Board, Software and Documentation
Processor Series
MPC85xx
Core
e500
Data Bus Width
32 bit
Maximum Clock Frequency
667 MHz
Operating Supply Voltage
- 0.3 V to + 1.21 V
Maximum Operating Temperature
+ 105 C
Data Ram Size
32 KB
Interface Type
SPI, USB
Program Memory Type
DDR2, DDR3, SDRAM
Core Size
32 Bit
Program Memory Size
544KB
Cpu Speed
1.5GHz
Digital Ic Case Style
BGA
No. Of Pins
783
Supply Voltage Range
0.95V To 1.05V
Rohs Compliant
Yes
For Use With/related Products
MPC8536
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
The IEEE 1588 AC timing specifications are in
2.10
The electrical characteristics specified here apply to MII management interface signals EC_MDIO (management data
input/output) and EC_MDC (management data clock). The electrical characteristics for GMII, SGMII, RGMII, RMII, TBI and
RTBI are specified in
Freescale Semiconductor
At recommended operating conditions with L/TV
TSEC_1588_CLK clock period
TSEC_1588_CLK duty cycle
TSEC_1588_CLK peak-to-peak jitter
Rise time eTSEC_1588_CLK (20%–80%)
Fall time eTSEC_1588_CLK (80%–20%)
TSEC_1588_CLK_OUT clock period
TSEC_1588_CLK_OUT duty cycle
TSEC_1588_PULSE_OUT
TSEC_1588_TRIG_IN pulse width
Note:
1. When TMR_CTRL[CKSEL]=00, the external TSEC_1588_CLK input is selected as the 1588 timer reference clock source,
2. It need to be at least two times of clock period of clock selected by TMR_CTRL[CKSEL]. See the MPC8536E PowerQUICC
with the timing defined in the Table above. The maximum value of t
maximum clock cycle period of the equivalent interface speed that the eTSEC1 port is running
When eTSEC1 is configured to operate in the parallel mode, the T
TSEC1_TX_CLK. When eTSEC1 operates in SGMII mode, the maximum value of t
recovered clock from SGMII SerDes. For example, for 10/100/1000 Mbps modes, the maximum value of t
2800, 280, and 56 ns respectively.
See the MPC8536E PowerQUICC III Integrated Communications Processor Reference Manual for a description of
TMR_CTRL registers.
III Integrated Processor Reference Manual for a description of TMR_CTRL registers.
Parameter/Condition
Ethernet Management Interface Electrical Characteristics
MPC8536E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 3
Section 2.9, “Ethernet: Enhanced Three-Speed Ethernet (eTSEC), MII Management”
Table 43. eTSEC IEEE 1588 AC Timing Specifications
DD
of 3.3 V ± 5%.
/t
t
t
t
t
t
T1588CLKOUT
T1588CLKOTH
t
T1588CLKINR
T1588CLKOUT
T1588CLKINJ
T1588CLKINF
Table
t
T1588TRIGH
/t
t
T1588CLKH
t
Symbol
T1588CLK
T1588CLK
T1588OV
43.
2*t
Ethernet Management Interface Electrical Characteristics
2*t
T1588CLK_MAX
T1588CLK
Min
3.8
1.0
1.0
0.5
TX_CLK
40
30
—
T1588CLK
is the maximum clock period of the
is defined in terms of T
Typ
50
50
—
—
—
—
—
—
—
T1588CLK
T
TX_CLK
is defined in terms of the
Max
250
2.0
2.0
3.0
60
70
—
—
.
*7
TX_CLK
T1588CLK
Unit
, which is the
ns
ps
ns
ns
ns
ns
ns
%
%
will be
Note
—
—
—
—
—
—
—
1
2
61