SI5315-EVB Silicon Laboratories Inc, SI5315-EVB Datasheet - Page 37
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI5315-EVB
Manufacturer Part Number
SI5315-EVB
Description
BOARD EVAL SI5315 8KHZ-644.53MHZ
Manufacturer
Silicon Laboratories Inc
Specifications of SI5315-EVB
Main Purpose
Timing, Clock Multiplier
Embedded
No
Utilized Ic / Part
SI5315
Primary Attributes
2 Inputs, 2 Outputs
Secondary Attributes
CML, CMOS, LVDS, LVPECL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
5. High-Speed I/O
5.1. Input Clock Buffers
The Si5315 provides differential inputs for the CKINn clock inputs. These inputs are internally biased to a common
mode voltage [see Table 2, “DC Characteristics”] and can be driven by either a single-ended or differential source.
Figure 10 through Figure 13 show typical interface circuits for LVPECL, CML, LVDS, or CMOS input clocks. Note
that the jitter generation improves for higher levels on CKINn (within the limits in Table 3, “AC Characteristics”).
AC coupling the input clocks is recommended because it removes any issue with common mode input voltages.
However, either ac or dc coupling is acceptable. Figures 10 and 11 show various examples of different input
termination arrangements. Unused inputs can be left unconnected.
Driver
LVPECL
Driver
Figure 11. Single-ended LVPECL Termination
Figure 10. Differential LVPECL Termination
130
82
130
82
3.3 V
3.3 V
130
82
Rev. 0.26
C
C
C
C
40 k
40 k
40 k
40 k
Si5315
Si5315
CKIN +
CKIN
CKIN +
CKIN
300
300
_
_
±
±
V
ICM
V
ICM
Si5315
37