HW-FMC-VIDEO-DC-G Xilinx Inc, HW-FMC-VIDEO-DC-G Datasheet

Page 1

XtremeDSP™ Solution XtremeDSP™ FMC-Video Solution FMC- Video Daughter Board [Guide Subtitle] Technical Reference Guide [optional] UG458 (v1.1) February 8, 2008 [optional] UG458 (v1.1) February 8, 2008 R ...

Page 2

Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit ...

Page 3

Table of Contents Revision History Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

Standard Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

Schedule of Figures Chapter 1: Introduction Chapter 2: Hardware Overview Figure 2-1: FMC-Video Block Diagram ...

Page 6

THIS PAGE LEFT BLANK INTENTIONALLY. FMC-Video Daughter Board www.xilinx.com UG458 (v1.1) February 8, 2008 ...

Page 7

Schedule of Tables Chapter 1: Introduction Chapter 2: Hardware Overview Table 2-1: S-Video Port Pinout . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 8

THIS PAGE LEFT BLANK INTENTIONALLY. FMC-Video Daughter Board www.xilinx.com UG458 (v1.1) February 8, 2008 ...

Page 9

R About This Guide This user guide describes how to use the FMC-Video daughter card, which is a part of the Spartan-3A DSP Video Starter Kit (VSK) for firmware development. The user guide includes descriptions of the hardware, software tools, ...

Page 10

Preface: About This Guide FMC FPGA 2 I C/I2C IC LED LVDS MSPS NTSC PAL PC SDTV SECAM TMDS VITA VGA VSK Conventions This document uses the following conventions. An example illustrates each convention. Typographical The following typographical conventions are ...

Page 11

R Convention Italic font Square brackets [ ] Braces { } Vertical bar | Vertical ellipsis . . . Horizontal ellipsis . . . Online Document The following conventions are used in this document: Convention Blue text Red text Blue, ...

Page 12

Preface: About This Guide 12 THIS PAGE LEFT BLANK INTENTIONALLY. www.xilinx.com R FMC-Video Daughter Board UG458 (v1.1) February 8, 2008 ...

Page 13

... Starter Kit (VSK) for firmware development and serves as a hardware reference design. Hardware Dependencies The specific carrier platform that is currently validated to support the FMC-Video daughter card is the Spartan-3A DSP FPGA 3400A Development Platform (Part number HW-SD3400A-DSP-DB-UNI-G). See FMC-Video Daughter Board UG458 (v1.1) February 8, 2008 www.xilinx.com for details ...

Page 14

Chapter 1: Introduction 14 THIS PAGE LEFT BLANK INTENTIONALLY. www.xilinx.com R FMC-Video Daughter Board UG458 (v1.1) February 8, 2008 ...

Page 15

R Hardware Overview The FMC-Video daughter board (hereafter referred to as FMC -Video) includes several video interfaces. A DVI connector supports both analog and digital video data. SDTV input is supported through S-Video and composite inputs. Two 8P8C modular connectors ...

Page 16

Chapter 2: Hardware Overview X-Ref Target - Figure 2-2 Input DVI Input The Digital Visual Interface (DVI) input on this board supports the DVI 1.0 specification for combined single-link digital and analog video. Connector The DVI input uses the DVI-I ...

Page 17

R DDC-EDID The DVI input supports identification through the use of an Extended Display Identification Data (EDID) structure available through the Display Data Channel (DDC) interface. This consists accessible through the connector. The FMC-Video board also includes ...

Page 18

Chapter 2: Hardware Overview Table 2-2: Camera Connector Pinout (Cont’d) Pin Number Warning: than the camera supplied with VSK to these ports could result in damage to your equipment. Deserializer The data stream from the camera is in the form ...

Page 19

R X-Ref Target - Figure 2-3 2 Control I C Two of the general-purpose I/O pins of the FMC interface are used to implement an I bus to be used for general configuration and status. It was necessary to separate ...

Page 20

Chapter 2: Hardware Overview Table 2-3: Signal P00 P01 P02 P03 P04 P05 P06 P07 P10 P11 P12 P13 P14 P15 P16 P17 Clocks FMC-Video only has one clock input and one clock output from the FMC connector. Carrier-to-Mezzanine (C2M) ...

Page 21

R X-Ref Target - Figure 2-5 Video Decoder Clock The DVI clocks can 162 MHz, the video decoder clock is 27 MHz, and the camera clock is 26.6 MHz. To support the second camera input simultaneously, its ...

Page 22

Chapter 2: Hardware Overview Analog and digital power supplies are isolated using ferrites and proper grounding layout. Signal Bus Multiplexing Because of the large number of signals required by each of the video interfaces and the limited number of signals ...

Page 23

R X-Ref Target - Figure 2-6 Figure 2-6: Signal Definitions for Low Pin Count Connector FMC-Video Assigned Signals Table 2-6 lists the FMC-Video assigned signals and their descriptions.. Table 2-6: FMC-Video Assigned Signals Net Name CTRL_SCL CTRL_SDA /IOEXP_INT INCLK_P INCLK_N ...

Page 24

Chapter 2: Hardware Overview Table 2-6: FMC-Video Assigned Signals (Cont’d) Net Name DVIIN_R5 DVIIN_R4 DVIIN_R3 DVIIN_R2 DVIIN_R1 DVIIN_R0 DVIIN_G9 DVIIN_G8 DVIIN_G7 DVIIN_G6 DVIIN_G5 DVIIN_G4 DVIIN_G3 DVIIN_G2 DVIIN_G1 DVIIN_G0 DVIIN_B9 DVIIN_B8 DVIIN_B7 DVIIN_B6 DVIIN_B5 DVIIN_B4 DVIIN_B3 DVIIN_B2 DVIIN_B1 DVIIN_B0 VIDIN_HS VIDIN_FLD/VS ...

Page 25

R Table 2-6: FMC-Video Assigned Signals (Cont’d) Net Name VIDIN_D5 VIDIN_D4 VIDIN_D3 VIDIN_D2 VIDIN_D1 VIDIN_D0 CAM2_CLK CAM2_LINE CAM2_FRAME CAM2_D7 CAM2_D6 CAM2_D5 CAM2_D4 CAM2_D3 CAM2_D2 CAM2_D1 CAM2_D0 VIDOUT_CLK VIDOUT_HS VIDOUT_FLD/VS LA19_P VIDOUT_D7 VIDOUT_D6 VIDOUT_D5 VIDOUT_D4 VIDOUT_D3 VIDOUT_D2 VIDOUT_D1 VIDOUT_D0 FMC-Video Daughter ...

Page 26

Chapter 2: Hardware Overview LEDs FMC-Video includes two status 2 LEDs, placed on the back of the board. These LEDs indicate that the board is being powered correctly and the software has initialized it, respectively. See Table 2-7: Board LEDs ...

Page 27

R Tools and Files Design Tools Gerber files were generated from PCAD and PDF files were published for archival purposes and for general viewing. Files The current revision of the design references the following files: FMCVIDEOD_gerber.zip FMCVIDEO_Sch_RevD.pdf FMCVIDEO_BOM_AVL_RevD.xls FMC-Video Daughter ...

Page 28

Chapter 3: Tools and Files 28 THIS PAGE LEFT BLANK INTENTIONALLY. www.xilinx.com R FMC-Video Daughter Board UG458 (v1.1) February 8, 2008 ...

Page 29

R Test Designs This chapter covers the designs that are used for programming and testing the hardware. Loopback Design This is an FPGA design for an FMC-Carrier board that tests the FMC-Video board interfaces by generating test patterns on outputs ...

Page 30

Chapter 4: Test Designs Firmware Files Table 4-1 lists the firmware files, type, and descriptions. Note: The PicoBlaze™ code for this design was developed using the pBlaze IDE version 3.6. For details. visit www.mediatronix.com/tools/. Table 4-1: Firmware Files MDSP_FMCVIDEO_LPBK.v FMCVIDEO_LPBK_CTRL.v ...

Page 31

R DVI-Digital The DVI output on the carrier board generates a VGA test pattern of red, green, and blue ramps. This is received by FMC-Video and is compared against what was sent. To pass this test, the received clock frequency ...

Page 32

Chapter 4: Test Designs Pass-Through Design This is an FPGA design for an FMC-Carrier board that tests the FMC-Video board interfaces by passing video data through the carrier board FPGA. This test uses a DVI digital and analog output on ...

Page 33

R Firmware Files Table 4-3 lists the firmware files, type, and descriptions. Note: The PicoBlaze code for this design was developed using the pBlaze IDE version 3.6. For details, visit http://www.mediatronix.com/tools/. Table 4-3: Firmware Files MDSP_FMCVIDEO_PASS.v FMCVIDEO_PASS_CTRL.v PB_FMCVIDEO_PASS.v KCPSM3.v DVI_IN.v ...

Page 34

Chapter 4: Test Designs Table 4-4: Mode Descriptions (Cont’d) SW[3:0] 1010 1011 DVI-Digital Modes 0 and 1 are both DVI-Digital input. The division at 65 MHz is required by the DVI output on the Carrier board. The captured data is ...