IDT89HPES8T5AZBBC IDT, Integrated Device Technology Inc, IDT89HPES8T5AZBBC Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT89HPES8T5AZBBC
Manufacturer Part Number
IDT89HPES8T5AZBBC
Description
IC PCI SW 8LANE 5PORT 196-CABGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT89HPES8T5AZBBC8.pdf
(29 pages)
Specifications of IDT89HPES8T5AZBBC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
89HPES8T5AZBBC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT89HPES8T5AZBBC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT89HPES8T5AZBBC8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT89HPES8T5AZBBCG
Manufacturer:
IDT
Quantity:
279
Company:
Part Number:
IDT89HPES8T5AZBBCG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT89HPES8T5AZBBCG
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT89HPES8T5AZBBCG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT 89HPES8T5A Data Sheet
JTAG
JTAG_TCK
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_TRST_N
1.
changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
2.
The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
The values for this symbol were determined by calculation, not by testing.
Signal
JTAG_TRST_N
1
,
JTAG_TMS
JTAG_TDO
JTAG_TCK
JTAG_TDI
Thigh_16a,
Symbol
Tpw_16d
Tper_16a
Tlow_16a
Tdz_16c
Thld_16b
Tsu_16b
Tdo_16c
2
2
Tpw_16d
Table 12 JTAG AC Timing Characteristics
Figure 6 JTAG AC Timing Waveform
JTAG_TCK falling
JTAG_TCK rising
Reference
Tsu_16b
Tsu_16b
Thld_16b
Thld_16b
Thigh_16a
Edge
none
none
13 of 29
Min
25.0
10.0
25.0
2.4
1.0
—
—
Tlow_16a
Tlow_16a
Tdo_16c
Max
50.0
25.0
11.3
11.3
—
—
—
Tper_16a
Unit
ns
ns
ns
ns
ns
ns
ns
Tdz_16c
Reference
See Figure 6.
Diagram
Timing
May 7, 2009