NCP4208MNR2G ON Semiconductor, NCP4208MNR2G Datasheet
NCP4208MNR2G
Specifications of NCP4208MNR2G
Available stocks
Related parts for NCP4208MNR2G
NCP4208MNR2G Summary of contents
Page 1
... This is a Pb−Free Device Applications • Desktop PC • Servers © Semiconductor Components Industries, LLC, 2011 February, 2011 − Rev interface. PWRDG ALERT NCP4208MNR2G †For information on tape and reel specifications, 1 http://onsemi.com QFN 48 CASE 485AJ 1 48 MARKING DIAGRAM NCP4208 AWLYYWWG A = Assembly Lot WL = Wafer Lot ...
Page 2
VCC VCC3 SCL SDA 39 1 SHUNT 3.3 V REGULATOR REGULATOR UVLO SHUTDOWN GND 7 850 mV EN/VTT 6 CONTROL CSREF CONTROL PWRGD DELAY 2 ALERT COMPARATORS 3 REGISTERS EN FB MUX FBRTN IMON ILIMIFS 20 IREF 11 COMP 15 ...
Page 3
Vin 12 V 1200 X7R PSI 1 uF X7R VCC3 PWM3 POWERGOOD PWRGD PWM4 ALERT ALERT PWM5 SDA PWM6 Interface SCL PWM7 VTT I/O EN PWM8 NCP4208 1 nF SW1 ...
Page 4
ABSOLUTE MAXIMUM RATINGS Rating Input Voltage Range FBRTN PWM2 to PWM8, Rampadj SW1 to SW8 SW1 to SW8 (<200 ns) All other Inputs and Outputs Storage Temperature Range Operating Ambient Temperature Range ESD Capability, Human Body Model ESD Capability, Machine ...
Page 5
PIN ASSIGNMENT Pin No. Mnemonic 1 VCC3 3.3 V Power Supply Output. A capacitor from this pin to ground provided decoupling for the interval 3.3 V LDO. 2 PWRGD Power−Good Output: Open−drain output that signals when the output voltage is ...
Page 6
ELECTRICAL CHARACTERISTICS V = (5.0 V) FBRTN − GND, for typical values T IN Parameter Reference Current Reference Bias Voltage Reference Bias Current R IREF Error Amplifier Output Voltage Range Accuracy Relative to nominal DAC output, referenced to FBRTN (refer ...
Page 7
ELECTRICAL CHARACTERISTICS V = (5.0 V) FBRTN − GND, for typical values T IN Parameter PSI Input Low Voltage Input High Voltage Input Current Assertion Timing Fsw = 300kHz De−assertion Timing Fsw = 300kHz IMON Clamp Voltage Accuracy 10 x ...
Page 8
ELECTRICAL CHARACTERISTICS V = (5.0 V) FBRTN − GND, for typical values T IN Parameter Power−Good Comparator Overvoltage Adjustment Range Low PWRGD_Hi Register = 11 Overvoltage Adjustment Range High PWRGD_Hi Register = 00 Output Low Voltage I PWRGD(SINK) Power−Good Delay ...
Page 9
V 121 kW Figure 4. Closed−Loop Output Voltage Accuracy 12 V 680W 680W VCC 39 COMP − CSREF − GND Figure 5. Current ...
Page 10
Theory of Operation The NCP4208 is an 8−phase VR11 controller; it combines a multi−mode, fixed frequency PWM control with multi−phase logic outputs for use in multi−phase synchronous buck CPU core supply power converters. In addition, the NCP4208 incorporates a serial ...
Page 11
PWM3, PWM4, PWM5, PWM6, PWM7 and PWM8 operate as a 1−phase CC controller connect PWM2, PWM3, PWM4, PWM5, PWM6, PWM7 and PWM8 Prior to soft−start, while EN is ...
Page 12
Current Limit Setpoint The current limit threshold on the NCP4208 is programmed by a resistor between the I CSCOMP pin. The I current, I ILIMFS with an internal current reference exceeds 20 mA then the ...
Page 13
VID logic according to the voltages listed in Table 8. The VID code is set using the VID Input pins or it can be programmed 2 over the I ...
Page 14
Also used for timing the current limit latchoff as explained in the Current Limit section. The current limit timer is set to 4 times the delay timer. The delay timer is programmed using Bits <2:0> of ...
Page 15
The sequencing into and out of low power operation is maintained to minimize output deviations as well as providing full power load transients immediately after exiting a low power state. The number of phases switched on when PSI is asserted ...
Page 16
I C Interface Control of the NCP4208 is carried out using the I Interface. The NCP4208 SMBus address is 0x20 (010 0000). With the R/W bit set to 0 this gives an 8 bit address of 0x40. Data is ...
Page 17
SCL SDA START BY MASTER FRAME 1 SERIAL BUS ADDRESS 1 SCL SDA REPEATED START BY MASTER FRAME 1 SERIAL BUS ADDRESS not possible to read or write ...
Page 18
The addressed slave device asserts ACK on SDA. 4. The master sends a command code. 5. The slave asserts ACK on SDA. 6. The master sends the first data byte. 7. The slave asserts ACK on SDA. 8. The ...
Page 19
The master sends the 7−bit slave address followed by the read bit (high). 6. The slave asserts ACK on SDA. 7. The slave sends the byte count N. 8. The master asserts ACK on SDA. 9. The slave sends ...
Page 20
Table 8. VR11 and VR10.x VID CODES for the NCP4208 OUTPUT VID7 1.39375 0 1.38750 0 1.38125 0 1.37500 0 1.36875 0 1.36250 0 1.35625 0 1.35000 0 1.34375 0 1.33750 0 1.33125 0 1.32500 0 1.31875 0 1.31250 0 ...
Page 21
Table 8. VR11 and VR10.x VID CODES for the NCP4208 OUTPUT VID7 1.08750 0 1.08125 0 1.07500 0 1.06875 0 1.06250 0 1.05625 0 1.05000 0 1.04375 0 1.03750 0 1.03125 0 1.02500 0 1.01875 0 1.01250 0 1.00625 0 ...
Page 22
Table 8. VR11 and VR10.x VID CODES for the NCP4208 OUTPUT VID7 0.78125 1 0.77500 1 0.76875 1 0.76250 1 0.75625 1 0.75000 1 0.74375 1 0.73750 1 0.73125 1 0.72500 1 0.71875 1 0.71250 1 0.70625 1 0.70000 1 ...
Page 23
Table Commands for the NCP4208 Cmd R/W Default Description Code 0x01 R/W 0x80 Operation 0x02 R/W 0x17 ON_OFF_Config 0x03 W NA Clear_Faults 0x10 R/W 0x00 Write Protect 0x19 R 0xB0 Capability 0x20 R 0x20 VOUT_MODE 0x21 ...
Page 24
Cmd R/W Default Description Code 0x25 R/W 0x0020 VOUT_MARGIN_HIGH 0x26 R/W 0x00B2 VOUT_MARGIN_LOW 0x38 R/W 0x0001 IOUT_CAL_GAIN 0x39 R/W 0x0000 IOUT_CAL_OFFSET 0x4A R/W 0x0064 IOUT_OC_WARN_LIMIT 0x6A R/W 0x012C POUT_OP_WARN LIMIT 0x78 R 0x00 STATUS BYTE 0x79 R 0x0000 STATUS WORD ...
Page 25
Cmd R/W Default Description Code 0x7A R 0x00 STATUS VOUT 0x7B R 0x00 STATUS IOUT 0x7E R 0x00 STATUS CML # Comment Bytes High 4 MFR High 3 POWER_ GOOD High 2 Res High 1 OTHER High 0 Res Bit ...
Page 26
Cmd R/W Default Description Code 0x80 R 0x00 STATUS_ALERT 0x8B R 0x00 READ_VOUT 0x8C R 0x00 READ_IOUT 0x96 R 0x00 READ_POUT 0x99 R 0x41 MFR_ID 0x9A R 0x0208 MFR_MODEL 0x9B R 0x03 MFR_REVISION Table 10. Manufacturer Specific Command Codes for ...
Page 27
Cmd R/W Default Description Code 0xD2 R/W 0x72 VR Config. 1A 0xD3 R/W 0x72 VR Config. 1B 0xD4 R/W 0x03 Ton Delay 0xD5 R/W 0x02 Ton Rise 0xD6 R/W 0x01 Ton Transition 0xD7 R 0x00 V Voltage MON 0xD8 R ...
Page 28
Cmd R/W Default Description Code 0xE1 R/W 0x00 PWRGD Lo Threshold 0xE2 R/W 0x10 Current Limit Threshold 0xE3 R/W 0x10 Phase Bal SW1 0xE4 R/W 0x10 Phase Bal SW2 0xE5 R/W 0x10 Phase Bal SW3 0xE6 R/W 0x10 Phase Bal ...
Page 29
Cmd R/W Default Description Code 0xF1 R 0x00 ICPU MSB 0xF6 R/W 0x0002 V Warn Limit MON 0xF9 R/W 0x00 Mask ALERT 0xFA R/W 0x00 Mask FAULT 0xFB R 0x10 General Status 0xFC R 0x00 Phase Status # Comment Bytes ...
Page 30
... NOTE 3 0.05 C *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81− ...