TLE6240GP Infineon Technologies, TLE6240GP Datasheet - Page 19

no-image

TLE6240GP

Manufacturer Part Number
TLE6240GP
Description
IC SW SMART 16-CH LOWSIDE PDSO36
Manufacturer
Infineon Technologies
Type
Low Sider
Datasheet

Specifications of TLE6240GP

Input Type
SPI
Number Of Outputs
16
On-state Resistance
1 Ohm
Current - Output / Channel
300mA
Current - Peak Output
1.5A
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
DSO-36
Packages
PG-DSO-36
Thermal Class
Heatslug down
Id Nom
8 x 0.5, 8 x 1.0 A
Pin Count
36.0 Pins
Channels
16.0
Comment
inductive and resistive loads (e.g. injectors)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
SP000012171
TLE6240GPNT
TLE6240GPT
TLE6240GPT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TLE6240GP
Manufacturer:
INF
Quantity:
5 510
Part Number:
TLE6240GP
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
TLE6240GP
0
Company:
Part Number:
TLE6240GP
Quantity:
4 800
Figure 12
Figure 13
SPI Signal Description
CS - Chip Select. The system microcontroller selects the TLE6240GP by means of the CS pin. Whenever the pin
is in a logic low state, data can be transferred from the µC and vice versa.
To avoid any false clocking the serial clock input pin SCLK should be logic low state during high to low transition
of CS. When CS is in a logic high state, any signals at the SCLK and SI pins are ignored and SO is forced into a
high impedance state.
SCLK - Serial Clock. The system clock pin clocks the internal shift register of the TLE6240GP. The serial input
(SI) accepts data into the input shift register on the falling edge of SCLK while the serial output (SO) shifts
Data Sheet
CS High to Low Transition:
– diagnostic status information is transferred from the power outputs into the shift register
– serial input data can be clocked in from then on
– SO changes from high impedance state to logic high or low state corresponding to the SO bits
CS Low to High Transition:
– transfer of SI bits from shift register into output buffers
CS
SCLK
SI
0.2 V
SCLK
SO
SO
Input Timing Diagram
SO Valid Time Waveforms and Enable and Disable Time Waveforms
S
t
lead
t
valid
t
SCKH
t
SU
0.2 V
0.7 V
S
S
0.7 V
t
SCKL
0.2 V
0.7 V
t
S
H
S
S
0.7V
0.2V
S
S
19
Electrical and Functional Description of Blocks
CS
SO
Smart 16-Channel Low-Side Switch
0.2 V
S
0.7VS
0.7VS
t
0.2V
lag
S
t
Rev.3.3, 2010-02-15
Dis
t
dt
TLE6240GP

Related parts for TLE6240GP