ADP1046ADC1-EVALZ Analog Devices, ADP1046ADC1-EVALZ Datasheet - Page 54

• Manufacturer Part Number: ADP1046ADC1-EVALZ
• Description: Power Management IC Development Tools
• Manufacturer: Analog Devices
• Type: Power Switchesr
• Series: ADP1046Ar

Specifications of ADP1046ADC1-EVALZ

• Rohs: yes
• Product: Evaluation Boards
• Tool Is For Evaluation Of: ADP1046A
• Input Voltage: 36 V to 60 V
• Output Voltage: 2.5 V
• Description/function: Daughter card for ADP1046A
• Interface Type: I2C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• For Use With: ADP1046A

ADP1046A
CURRENT SENSE AND CURRENT LIMIT REGISTERS
Table 33. Register 0x21—CS1 Gain Trim
Bits
7
[6:0]
Table 34. Register 0x22—CS1 Accurate OCP Limit
Bits
[7:5]
[4:0]
Table 35. Register 0x23—CS2 Gain Trim
Bits
[7:6]
5
[4:0]
Table 36. Register 0x24—CS2 Analog Offset Trim
Bits
7
6
[5:0]
Table 37. Register 0x25—CS2 Digital Offset Trim
Bits
[7:0]
Table 38. Register 0x26—CS2 Accurate OCP Limit
Bits
[7:0]
Bit Name
Gain polarity
CS1 gain trim
Bit Name
CS1 fast OCP blanking
CS1 accurate OCP
Bit Name
Reserved
Gain polarity
CS2 gain trim
Bit Name
Reserved
Offset polarity
CS2 offset trim
Bit Name
CS2 digital offset trim
Bit Name
CS2 accurate OCP
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
1 = negative gain is introduced.
0 = positive gain is introduced.
This value calibrates the primary side current sense gain. See the CS1 Trim section for more
information.
Description
These bits determine the blanking time for CS1 before fast OCP is enabled. This time is
measured from the start of a switching cycle. If using OUTAUX, the time is synchronized
with the rising edge of OUTAUX.
Bit 7
0
0
0
0
1
1
1
1
These bits set the CS1 accurate OCP threshold. The digital word that is output from the CS1 ADC
is compared with this threshold. If the CS1 ADC reading (Register 0x13) is greater than the OCP
threshold set by these bits, the CS1 accurate OCP flag is set. This value should be programmed
only after the CS1 trim has been performed. The range of these bits is from 0 to 31, that is,
0 V to 1.4 V in 43.75 mV steps. The following equation gives the CS1 accurate OCP threshold:
CS1_OCP_Threshold = (CS1_OCP_Limit × 1.4 V/32) + 16 × 1.4/2
Description
Reserved.
1 = negative gain is introduced.
0 = positive gain is introduced.
This register calibrates the secondary side (CS2) current sense gain. It calibrates for errors in
the sense resistor. See the CS2 Trim section for more information.
Description
Reserved.
1 = negative offset is introduced.
0 = positive offset is introduced.
This register calibrates the secondary side (CS2) current sense common-mode error. It calibrates
for errors in the resistor divider network. See the CS2 Trim section for more information.
Description
This register contains the CS2 digital trim level. This value is used to calibrate the CS2 value
that is read in Register 0x18. See the CS2 Trim section for more information.
Description
This register sets the CS2 accurate OCP current level. This 8-bit number is compared to the CS2 value
register (Register 0x18). When the CS2 value register is greater than the value in this register,
the CS2 accurate OCP flag is set. The following equation gives the CS2 accurate OCP threshold:
CS2_OCP_Threshold = CS2_OCP_Limit × (ADC_Range)/256 + 16 × (ADC_Range)/2
Bit 6
0
0
1
1
0
0
1
1
Rev. 0 | Page 54 of 88
Bit 5
0
1
0
1
0
1
0
1
Delay (ns)
0
40
80
120
200
400
600
800
12
Data Sheet
12