AT25DF161-SSH-T Atmel, AT25DF161-SSH-T Datasheet - Page 14

• Manufacturer Part Number: AT25DF161-SSH-T
• Description: IC FLASH 16MBIT 100MHZ 8SOIC
• Manufacturer: Atmel

Specifications of AT25DF161-SSH-T

• Format - Memory: FLASH
• Memory Type: DataFLASH
• Memory Size: 16M (2M x 8)
• Speed: 100MHz
• Interface: SPI, RapidS
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (3.9mm Width)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8.4
14
If the address specified by A23-A0 points to a memory location within a sector that is in the protected or locked down
state, then the Block Erase command will not be executed, and the device will return to the idle state once the CS pin has
been deasserted.
The WEL bit in the Status Register will be reset back to the logical “0” state if the erase cycle aborts due to an incomplete
address being sent, the CS pin being deasserted on uneven byte boundaries, or because a memory location within the
region to be erased is protected or locked down.
While the device is executing a successful erase cycle, the Status Register can be read and will indicate that the device is
busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting the t
determine if the device has finished erasing. At some point before the erase cycle completes, the WEL bit in the Status
Register will be reset back to the logical “0” state.
The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If an
erase error occurs, it will be indicated by the EPE bit in the Status Register.
Figure 8-5.
Chip Erase
The entire memory array can be erased in a single operation by using the Chip Erase command. Before a Chip Erase
command can be started, the Write Enable command must have been previously issued to the device to set the WEL bit
of the Status Register to a logical “1” state.
Two opcodes, 60h and C7h, can be used for the Chip Erase command. There is no difference in device functionality when
utilizing the two opcodes, so they can be used interchangeably. To perform a Chip Erase, one of the two opcodes (60h or
C7h) must be clocked into the device. Since the entire memory array is to be erased, no address bytes need to be
clocked into the device, and any data clocked in after the opcode will be ignored. When the CS pin is deasserted, the
device will erase the entire memory array. The erasing of the device is internally self-timed and should take place in a time
of t
The complete opcode must be clocked into the device before the CS pin is deasserted, and the CS pin must be deasserted
on an even byte boundary (multiples of eight bits); otherwise, no erase will be performed. In addition, if any sector of the
memory array is in the protected or locked down state, then the Chip Erase command will not be executed, and the device
will return to the idle state once the CS pin has been deasserted. The WEL bit in the Status Register will be reset back to
the logical “0” state if the CS pin is deasserted on uneven byte boundaries or if a sector is in the protected or locked down
state.
While the device is executing a successful erase cycle, the Status Register can be read and will indicate that the device is
busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting the t
Atmel AT25DF161
CHPE
SCK
SO
CS
SI
.
Block Erase
3687E–DFLASH–11/10
BLKE
CHPE
time to
time to