MCIMX6S6AVM08AB Freescale Semiconductor, MCIMX6S6AVM08AB Datasheet - Page 89

no-image

MCIMX6S6AVM08AB

Manufacturer Part Number
MCIMX6S6AVM08AB
Description
Processors - Application Specialized i.MX6 Solo rev 1.1
Manufacturer
Freescale Semiconductor
Type
Automotive and Infotainment Processorsr
Datasheet

Specifications of MCIMX6S6AVM08AB

Rohs
yes
Core
ARM Cortex A9
Processor Series
i.MX6
Data Bus Width
32 bit
Maximum Clock Frequency
800 MHz
Instruction / Data Cache Memory
32 KB
Data Ram Size
128 KB
Data Rom Size
96 KB
Operating Supply Voltage
1.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
BGA 2240
Interface Type
I2S, SSI, AC97, ESAI, UARTS, eCSPI, I2C, Ethernet, PWM, SJC, GPIO, KPP, SPDIF
Memory Type
DDR3
Minimum Operating Temperature
- 40 C
Number Of Timers
2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX6S6AVM08AB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX6S6AVM08AB
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX6S6AVM08ABR
Manufacturer:
FSC
Quantity:
200
Figure 48
in the figure.
1
4.11.5.1.3
Figure 49
the figure.
1
Freescale Semiconductor
M9
ENET_TX_EN, ENET_TX_CLK, and ENET0_TXD0 have the same timing in 10-Mbps 7-wire interface mode.
ENET_COL has the same timing in 10-Mbit 7-wire interface mode.
M5
M6
M7
M8
1
ID
ENET_TX_DATA3,2,1,0
ID
ENET_TX_CLK (input)
ENET_CRS to ENET_COL minimum pulse width
shows MII asynchronous input timings.
shows MII transmit signal timings.
ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN,
ENET_TX_ER invalid
ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN,
ENET_TX_ER valid
ENET_TX_CLK pulse width high
ENET_TX_CLK pulse width low
ENET_CRS, ENET_COL
ENET_TX_EN
ENET_TX_ER
MII Asynchronous Inputs Signal Timing (ENET_CRS and ENET_COL)
i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors, Rev. 1
(outputs)
Table 62. MII Asynchronous Inputs Signal Timing
Characteristic
Figure 48. MII Transmit Signal Timing Diagram
Characteristic
Figure 49. MII Async Inputs Timing Diagram
Table 61. MII Transmit Signal Timing
1
Table 61
M5
Table 62
M6
M7
describes the timing parameters (M5–M8) shown
describes the timing parameter (M9) shown in
M9
Min.
Min.
35%
35%
1.5
5
M8
Max.
Max.
65%
65%
20
ENET_TX_CLK period
ENET_TX_CLK period
Electrical Characteristics
ENET_TX_CLK period
Unit
ns
ns
Unit
89

Related parts for MCIMX6S6AVM08AB