89H32T8G2ZCBLG IDT, 89H32T8G2ZCBLG Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
89H32T8G2ZCBLG
Manufacturer Part Number
89H32T8G2ZCBLG
Description
Peripheral Drivers & Components - PCIs
Manufacturer
IDT
Datasheet
1.89H32T8G2ZCBLG.pdf
(39 pages)
Specifications of 89H32T8G2ZCBLG
Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
Part # Aliases
IDT89H32T8G2ZCBLG
Pin Characteristics
IDT 89HPES32T8G2 Data Sheet
Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to
appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating
pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins
should not be connected.
PCI Express Interface
Function
PE00RN[3:0]
PE00RP[3:0]
PE00TN[3:0]
PE00TP[3:0]
PE01RN[3:0]
PE01RP[3:0]
PE01TN[3:0]
PE01TP[3:0]
PE02RN[3:0]
PE02RP[3:0]
PE02TN[3:0]
PE02TP[3:0]
PE03RN[3:0]
PE03RP[3:0]
PE03TN[3:0]
PE03TP[3:0]
PE04RN[3:0]
PE04RP[3:0]
PE04TN[3:0]
PE04TP[3:0]
PE05RN[3:0]
PE05RP[3:0]
PE05TN[3:0]
PE05TP[3:0]
PE06RN[3:0]
PE06RP[3:0]
PE06TN[3:0]
PE06TP[3:0]
PE07RN[3:0]
PE07RP[3:0]
PE07TN[3:0]
PE07TP[3:0]
GCLKN[1:0]
GCLKP[1:0]
Pin Name
Table 8 Pin Characteristics (Part 1 of 2)
Type
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
10 of 39
differential
Buffer
HCSL
PCIe
2
Serial Link
Diff. Clock
Type
Input
I/O
Resistor
Internal
1
Refer to Table 9
Notes
November 28, 2011