KPC8544EVTANG Freescale Semiconductor, KPC8544EVTANG Datasheet - Page 68

• Manufacturer Part Number: KPC8544EVTANG
• Description: Microprocessors - MPU PQ38K 8544E
• Manufacturer: Freescale Semiconductor

Specifications of KPC8544EVTANG

• Product Category: Microprocessors - MPU
• Rohs: yes
• Maximum Clock Frequency: 800 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Package / Case: FCPBGA
• I/o Voltage: 1.8 V, 2.5 V, 3.3 V
• Minimum Operating Temperature: 0 C
• Factory Pack Quantity: 5

High-Speed Serial Interfaces (HSSI)
16.2.3
With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are HCSL
(high-speed current steering logic) compatible DC-coupled.
Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can be used
but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for
DC-coupled connection.
LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock
driver output first, then followed with series attenuation resistor to reduce the amplitude, in addition to
AC-coupling.
68
Interfacing With Other Differential Signaling Levels
SDn_REF_CLK
SDn_REF_CLK
Figure 49
fact that clock driver chip's internal structure, output impedance and
termination requirements are different between various clock driver chip
manufacturers, it is very possible that the clock circuit reference designs
provided by clock driver chip vendor are different from what is shown
below. They might also vary from one vendor to the other. Therefore,
Freescale Semiconductor can neither provide the optimal clock driver
reference circuits, nor guarantee the correctness of the following clock
driver connection reference circuits. The system designer is recommended
to contact the selected clock driver chip vendor for the optimal reference
circuits with the MPC8544E SerDes reference clock receiver requirement
provided in this document.
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 6
Figure 48. Single-Ended Reference Clock Input DC Requirements
400 mV < SDn_REF_CLK Input Amplitude < 800 mV
through
Figure 52
are for conceptual reference only. Due to the
NOTE
0 V
Freescale Semiconductor