STM32F207ICH6 STMicroelectronics, STM32F207ICH6 Datasheet - Page 105

no-image

STM32F207ICH6

Manufacturer Part Number
STM32F207ICH6
Description
ARM Microcontrollers - MCU 32-Bit ARM Cortex M3 CAM 256 kB
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F207ICH6

Product Category
ARM Microcontrollers - MCU
Rohs
yes
Core
ARM Cortex M3
Data Bus Width
32 bit

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F207ICH6
Manufacturer:
STMicroelectronics
Quantity:
500
Part Number:
STM32F207ICH6
Manufacturer:
ST
0
STM32F20xxx
I
Unless otherwise specified, the parameters given in
are derived from tests performed under the ambient temperature, f
supply voltage conditions summarized in
Refer to
function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I
Table 52.
1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
2
DuCy(SCK)
t
t
dis(SO)
S - SPI interface characteristics
t
t
t
w(SCLH)
t
w(SCLL)
a(SO)
1/t
su(NSS)
t
Symbol
t
t
t
h(NSS)
t
t
t
su(MI)
t
v(SO)
v(MO)
h(MO)
the data.
the data in Hi-Z
su(SI)
h(MI)
h(SO)
t
t
h(SI)
r(SCL)
f
f(SCL)
c(SCK)
SCK
(1)(2)
(1)
(1)(3)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
Section 5.3.16: I/O port characteristics
(1)
(1)
(1)
SPI characteristics
SPI clock frequency
SPI clock rise and fall
time
SPI slave input clock
duty cycle
NSS setup time
NSS hold time
SCK high and low time
Data input setup time
Data input hold time
Data output access
time
Data output disable
time
Data output valid time Slave mode (after enable edge)
Data output valid time Master mode (after enable edge)
Data output hold time
Parameter
Doc ID 15818 Rev 9
SPI1 master/slave mode
SPI2/SPI3 master/slave mode
Capacitive load: C = 30 pF,
f
Slave mode
Slave mode
Slave mode
Master mode, f
presc = 2
Master mode
Slave mode
Master mode
Slave mode
Slave mode, f
Slave mode
Slave mode (after enable edge)
Master mode (after enable edge)
PCLK
= 30 MHz
Table
Conditions
12.
for more details on the input/output alternate
PCLK
PCLK
= 30 MHz
Table 52
= 30 MHz,
for SPI or in
Electrical characteristics
PCLKx
4t
2t
t
PCLK
Min
PCLK
PCLK
30
15
5
5
5
4
2
2
-
-
-
-
-
0
frequency and V
-3 t
Table 53
PCLK
3t
Max
PCLK
30
15
70
10
25
2
-
-
-
8
-
-
-
-
5
-
S).
+3
for I
105/177
MHz
Unit
ns
ns
%
2
S
DD

Related parts for STM32F207ICH6