MPC8308CVMAGDA Freescale Semiconductor, MPC8308CVMAGDA Datasheet - Page 74
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8308CVMAGDA
Manufacturer Part Number
MPC8308CVMAGDA
Description
Microprocessors - MPU E300 EXT TMP 400
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8308VMAGDA.pdf
(83 pages)
Specifications of MPC8308CVMAGDA
Rohs
yes
Processor Series
MPC8308
Core
e300
Maximum Clock Frequency
400 MHz
Interface Type
I2C, JTAG, UART
Operating Supply Voltage
0.95 V to 1.05 V
Maximum Operating Temperature
- 40 C to + 105 C
Mounting Style
SMD/SMT
Package / Case
MAPBGA-473
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8308CVMAGDA
Manufacturer:
FREESCAL
Quantity:
329
Company:
Part Number:
MPC8308CVMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308CVMAGDA
Manufacturer:
FREESCALE
Quantity:
20 000
Thermal
21.3
RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300
core clock (core_clk). This table shows the encodings for RCWL[COREPLL]. COREPLL values that are
not listed in this table should be considered as reserved.
22 Thermal
This section describes the thermal specifications of the device.
74
1
2
Note:
For any core_clk:csb_clk ratios, the core_clk must not exceed its maximum operating frequency of 400 MHz.
Core VCO frequency = core frequency VCO divider. Note that VCO divider has to be set properly so that the
core VCO frequency is in the range of 400–800 MHz.
0–1
nn
11
00
01
10
00
01
10
00
01
10
00
01
10
00
01
10
RCWL[COREPLL]
Core PLL Configuration
nnnn
0000
0001
0001
0001
0001
0001
0001
0010
0010
0010
0010
0010
0010
0011
0011
0011
Core VCO frequency = core frequency VCO divider. The VCO divider,
which is determined by RCWLR[COREPLL], must be set properly so that
the core VCO frequency is in the range of 400–800 MHz.
2–5
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
6
0
n
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
(PLL off, csb_clk clocks core directly)
Table 58. e300 Core PLL Configuration
core_clk: csb_clk Ratio
PLL bypassed
1.5:1
1.5:1
1.5:1
2.5:1
2.5:1
2.5:1
n/a
1:1
1:1
1:1
2:1
2:1
2:1
3:1
3:1
3:1
NOTE
1
(PLL off, csb_clk clocks core directly)
VCO Divider (VCOD)
PLL bypassed
n/a
2
4
8
2
4
8
2
4
8
2
4
8
2
4
8
Freescale Semiconductor
2