MPC8308CVMAGDA Freescale Semiconductor, MPC8308CVMAGDA Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC8308CVMAGDA
Manufacturer Part Number
MPC8308CVMAGDA
Description
Microprocessors - MPU E300 EXT TMP 400
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8308VMAGDA.pdf
(83 pages)
Specifications of MPC8308CVMAGDA
Rohs
yes
Processor Series
MPC8308
Core
e300
Maximum Clock Frequency
400 MHz
Interface Type
I2C, JTAG, UART
Operating Supply Voltage
0.95 V to 1.05 V
Maximum Operating Temperature
- 40 C to + 105 C
Mounting Style
SMD/SMT
Package / Case
MAPBGA-473
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8308CVMAGDA
Manufacturer:
FREESCAL
Quantity:
329
Company:
Part Number:
MPC8308CVMAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8308CVMAGDA
Manufacturer:
FREESCALE
Quantity:
20 000
AC peak common mode
input voltage
Differential return loss
Common mode return loss
DC differential input
impedance
DC Input Impedance
Powered down DC input
impedance
Electrical idle detect
threshold
Unexpected Electrical Idle
Enter Detect Threshold
Integration Time
Total Skew
Freescale Semiconductor
Parameter
Table 35. Differential Receiver (RX) Input Specifications (continued)
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
V
T
RX-IDLE-DET-DIFFp-p
Z
RX-IDLE-DET-DIFF-
RX-HIGH-IMP-DC
Z
V
ENTERTIME
RL
L
RX-DIFF-DC
RL
RX-CM-ACp
Symbol
Z
RX-SKEW
RX-DIFF
RX-DC
RX-CM
V
V
V
V
Measured over 50 MHz to 1.25 GHz
with the D+ and D- lines biased at +300
mV and -300 mV, respectively.
Measured over 50 MHz to 1.25 GHz
with the D+ and D- lines biased at 0 V.
RX DC differential mode impedance.
Required RX D+ as well as D- DC
Impedance (50 ± 20% tolerance).
Required RX D+ as well as D- DC
Impedance when the Receiver
terminations do not have power.
V
Measured at the package pins of the
Receiver
An unexpected Electrical Idle
(Vrx-diffp-p < Vrx-idle-det-diffp-p) must
be recognized no longer than
Trx-idle-det-diff-entertime to signal an
unexpected idle condition.
Skew across all lanes on a Link. This
includes variation in the length of SKP
ordered set (for example, COM and one
to five SKP Symbols) at the RX as well
as any delay differences arising from
the interconnect itself.
PEACPCMRX
RX-CM-DC
RX-CM-DC
RX-D-
PEEIDT
|/2
= 2*|V
= DC
= |V
Comments
RX-D+
(avg)
RXD+
-V
of |V
+ V
RX-D-
RX-D+
RXD-
|
|/2 -
+
200 k
Min
—
15
80
40
65
—
—
6
Typical
100
50
—
—
—
—
—
—
—
Max
150
120
175
60
10
20
—
—
—
PCI Express
Units Note
mV
mV
ms
dB
dB
ns
2, 5
—
—
—
2
4
4
5
6
39