SSTV16857CGT IDT, Integrated Device Technology Inc, SSTV16857CGT Datasheet - Page 5
![IC REGIST BUFF 14BIT DDR 48TSSOP](/photos/28/16/281686/48-tssop_pkg_sml.jpg)
SSTV16857CGT
Manufacturer Part Number
SSTV16857CGT
Description
IC REGIST BUFF 14BIT DDR 48TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
74SSTVr
Datasheet
1.SSTV16857CGT.pdf
(9 pages)
Specifications of SSTV16857CGT
Logic Type
Registered Buffer with SSTL_2 Inputs and Outputs
Supply Voltage
2.3 V ~ 2.7 V
Number Of Bits
14
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Logic Family
SSTV
Logical Function
Registered Buffer
Number Of Elements
1
Number Of Inputs
14
Number Of Outputs
14
High Level Output Current
-20mA
Low Level Output Current
20mA
Package Type
TSSOP
Propagation Delay Time
3.5ns
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (max)
2.7V
Operating Supply Voltage (min)
2.3V
Clock-edge Trigger Type
Posit/Negat-Edge
Polarity
Non-Inverting
Technology
CMOS
Frequency (max)
200(Min)MHz
Mounting
Surface Mount
Pin Count
48
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
IDT™ / ICS™ DDR 14-Bit Registered Buffer
ICSSSTV16857C
DDR 14-Bit Registered Buffer
0002F—10/25/02
(over recommended operating free-air temperature range, unless otherwise noted)
Notes:
(over recommended operating free-air temperature range, unless otherwise noted) (see Figure 1)
Timing Requirements
Switching Characteristics
SYMBOL
SYMBOL
f
t
f
clock
t
RST
t
t
t
T
PD
t
max
SL
PD
phl
S
h
Clock frequency
Clock to output time
Reset to output time
Output slew rate
Setup time, fast slew rate
Setup time, slow slew rate
Hold time, fast slew rate
Hold time, slow slew rate
1 - Guaranteed by design, not 100% tested in production.
2 - For data signal input slew rate
3 - For data signal input slew rate
4 - CLK, CLK# signals input slew rates are
CLK, CLK#
RESET#
PARAMETERS
(Input)
From
1
2 & 4
2 & 4
3 & 4
3 & 4
Data before CLK , CLK#
Data after CLK , CLK#
1V/ns.
0.5V/ns and < 1V/ns.
(Output)
To
Q
Q
1V/ns.
5
5
MIN
200
1.7
V
DD
= 2.5V ±0.2V
V
TYP
MIN
2.1
1.7
0.4
0.5
0.4
0.5
DDQ
1
= 2.5±0.2V
MAX
MAX
2.5
3.5
200
2.5
3.5
4
UNITS
MHz
UNITS
ns
ns
MHz
V/ns
ns
ns
ns
ns
ns
ns
ICSSSTV16857C
TSD