PM8611-BIAP PMC [PMC-Sierra, Inc], PM8611-BIAP Datasheet - Page 269
PM8611-BIAP
Manufacturer Part Number
PM8611-BIAP
Description
Manufacturer
PMC [PMC-Sierra, Inc]
Datasheet
1.PM8611-BIAP.pdf
(292 pages)
- Current page: 269 of 292
- Download datasheet (2Mb)
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010883, Issue 2
Figure 29 Boundary Scan Architecture
The boundary scan architecture consists of a TAP controller, an instruction register with
instruction decode, a bypass register, a device identification register and a boundary scan register.
The TAP controller interprets the TMS input and generates control signals to load the instruction
and data registers. The instruction register with instruction decode block is used to select the test
to be executed and/or the register to be accessed. The bypass register offers a single-bit delay
from primary input, TDI, to primary output, TDO. The device identification register contains the
device identification code.
The boundary scan register allows testing of board inter-connectivity. The boundary scan register
consists of a shift register place in series with device inputs and outputs. Using the boundary scan
register, all digital inputs can be sampled and shifted out on primary output, TDO. In addition,
patterns can be shifted in on primary input, TDI, and forced onto all digital outputs.
TRSTB
TMS
TCK
TDI
Controller
Access
Test
Port
Device Identification
Control
Tri-state Enable
Select
Boundary Scan
Instruction
Register
Register
Register
Register
Decode
Bypass
and
SBSLITE™ Telecom Standard Product Data Sheet
Mux
DFF
Preliminary
268
TDO
Related parts for PM8611-BIAP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Driver, NSE/SBS Narrowband Chipset Driver
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Dual serial link, PHY multiplexer
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Saturn user network interface (155-TETRA)
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Quad T1/E1 line interface device
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Eight channel frame engine and datalink manager
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Sonet/SDH payload extractor/aligner
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Saturn user network interface
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Saturn user netwotk interface
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Sonet/SDH tributary unit payload processor / performance monitor
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Sonet/SDH transport overhead transceiver telecom standard product
Manufacturer:
PMC-Sierra Inc
Datasheet: