932S805CGLF IDT [Integrated Device Technology], 932S805CGLF Datasheet - Page 6

no-image

932S805CGLF

Manufacturer Part Number
932S805CGLF
Description
K8 Clock Chip for Serverworks HT2100 Servers
Manufacturer
IDT [Integrated Device Technology]
Datasheet
How to Write:
• Controller (host) sends a start bit.
• Controller (host) sends the write address D2
• ICS clock will acknowledge
• Controller (host) sends the begining byte location = N
• ICS clock will acknowledge
• Controller (host) sends the data byte count = X
• ICS clock will acknowledge
• Controller (host) starts sending Byte N through
• ICS clock will acknowledge each byte one at a time
• Controller (host) sends a Stop bit
IDT
ICS932S805C
K8 Clock Chip for Serverworks HT2100 Servers
Byte N + X -1
®
K8 Clock Chip for Serverworks HT2100 Servers
WR
P
T
Beginning Byte N
Data Byte Count = X
Index Block Write Operation
Beginning Byte = N
Slave Address D2
Byte N + X - 1
Controller (Host)
starT bit
stoP bit
WRite
(h)
General SMBus serial interface information
ICS (Slave/Receiver)
ACK
ACK
ACK
ACK
ACK
(H)
6
How to Read:
• Controller (host) will send start bit.
• Controller (host) sends the write address D2
• ICS clock will acknowledge
• Controller (host) sends the begining byte
• ICS clock will acknowledge
• Controller (host) will send a separate start bit.
• Controller (host) sends the read address D3
• ICS clock will acknowledge
• ICS clock will send the data byte count = X
• ICS clock sends Byte N + X -1
• ICS clock sends Byte 0 through byte X (if X
• Controller (host) will need to acknowledge each byte
• Controllor (host) will send a not acknowledge bit
• Controller (host) will send a stop bit
WR
location = N
was written to byte 8)
RD
RT
N
P
T
Index Block Read Operation
Beginning Byte = N
Slave Address D2
Slave Address D3
Controller (Host)
Not acknowledge
ACK
ACK
Repeat starT
starT bit
stoP bit
WRite
ReaD
(h)
(h)
.
ICS (Slave/Receiver)
Data Byte Count = X
Beginning Byte N
Byte N + X - 1
ACK
ACK
ACK
1131D – 05/04/10
(h)
(h)
(h)

Related parts for 932S805CGLF