IDT7290820PQF IDT, Integrated Device Technology Inc, IDT7290820PQF Datasheet
IDT7290820PQF
Specifications of IDT7290820PQF
Available stocks
Related parts for IDT7290820PQF
IDT7290820PQF Summary of contents
Page 1
Mb/s Per-channel variable or constant throughput delay ® Automatic identification of ST-BUS Accept streams of 2.048 Mb/s, 4.096 Mb/s or 8.192 Mb/s Automatic frame offset delay measurement Per-stream frame delay offset programming ...
Page 2
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 INDEX RX0 RX1 RX2 RX3 RX4 RX5 RX6 RX7 RX8 RX9 RX10 RX11 RX12 RX13 RX14 RX15 F0i FE/HCLK GND ...
Page 3
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 DNC DNC RX0 RX1 RX2 RX3 RX4 RX5 RX6 RX7 RX8 RX9 RX10 RX11 RX12 RX13 RX14 RX15 F0i FE/HCLK GND CLK VCC DNC DNC INDEX RX0 81 RX1 82 ...
Page 4
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 SYMBOL NAME I/O GND Ground. Vcc Vcc TX0-15 TX Output (1) (Three-state Outputs) RX0-15 RX Input (1) F0i Frame Pulse I (1) ...
Page 5
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 SYMBOL NAME I/O D8-15 Data Bus 8-15 I/O (1) DTA (1) Data Transfer O Acknowledgment CCO (1) Control Output O ODE Output Drive Enable I (1) NOTE: 1. These pins ...
Page 6
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 The IDT7290820 is capable of switching up to 2,048 x 2,048, 64 Kbit/s PCM Kbit/s channel data. The device maintains frame integrity in data applications and ...
Page 7
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 The IDT7290820 can operate at different speeds. To configure the maximum non-blocking switching data rate, the two DR bits in the IMS register are used. Following are the possible configurations: ...
Page 8
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 CONSTANT DELAY MODE (V/C BIT = 1) In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. Input channel data ...
Page 9
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Control Register The Control Register is only accessed when A7-A0 are all zeroed. When A7 = 128 bytes are randomly accessa- ble via A0-A6 at any one instant. ...
Page 10
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Input Rate 2.048 Mb/s 32 – (n-m) time-slots 4.096 Mb/s 64 – (n-m) time-slots 8.192 Mb/s 128 – (n-m) time-slots Input Rate 2.048 Mb/s 4.096 Mb/s 8.192 Mb/s (1) A7 ...
Page 11
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 OE bit in Connection Memory Read/Write Address Reset Value: 0000 . ...
Page 12
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Read/Write Address Reset Value: 0000 . Bit Name 15-10 Unused 9-5 BPD4-0 (Block Programming Data) 4 ...
Page 13
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Read/Write Address Reset Value: 0000 . CFE FD11 FD10 Bit Name 15-13 Unused 12 CFE (Complete Frame Evaluation) ...
Page 14
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Read/Write Address: 03 for FOR0 register for FOR1 register for FOR2 register for FOR3 register, H Reset Value: 0000 for all FOR registers. H ...
Page 15
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Input Stream Offset No clock period shift (Default) + 0.5 clock period shift + 1.0 clock period shift + 1.5 clock period shift + 2.0 clock period shift + 2.5 ...
Page 16
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 V/C LPBK PC CCO OE Bit Name 15 LPBK (Per Channel Loopback) V/C 14 (Variable/Constant Throughput Delay (Processor Channel) 12 CCO (Control Channel ...
Page 17
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 The IDT7290820 JTAG interface conforms to the Boundary-Scan standard IEEE-1149.1. This standard specifies a design-for-testability technique called Boundary-Scan Test (BST). The operation of the boundary-scan circuitry is controlled by an ...
Page 18
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Boundary Scan Bit 0 to bit 117 Device Pin Three-State Output Control Scan Cell TX7 0 TX6 2 TX5 4 TX4 6 TX3 8 TX2 10 TX1 12 TX0 14 ...
Page 19
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Symbol Parameter V Supply Voltage CC Vi Voltage on Digital Inputs I Current at Digital Outputs O T Storage Temperature S P Package Power Dissapation D NOTE: 1. Exceeding these ...
Page 20
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Symbol Characteristics ® t Frame Pulse Width (ST-BUS FPW t Frame Pulse Setup time before CLK falling (ST-BUS FPS t Frame Pulse Hold Time from CLK falling (ST-BUS FPH t ...
Page 21
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 t FPW F0i t FPS CLK (1) TX Bit 0, Last Ch RX (1) Bit 0, Last Ch NOTE: 1. 2.048 Mb/s mode, last channel = ch 31, 4.096 Mb/s ...
Page 22
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 t F0i HCLK 4.096 MHz CLK 16.384 MHz TX Bit 1, Ch 127 Bit 1, Ch 127 Bit 0, Ch 127 RX NOTE: 1. High Impedance is measured by pulling ...
Page 23
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Symbol Parameter t ALE Pulse Width ALW t Address Setup from ALE falling ADS t Address Hold from ALE falling ADH RD Active after ALE falling t ALRD Data Setup ...
Page 24
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Symbol Parameter t ALE Pulse Width ASW t Address Setup from AS falling ADS t Address Hold from AS falling ADH Data Setup from DTA LOW on Read t DDR ...
Page 25
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 Symbol Parameter t CS Setup from DS falling CSS t R/W Setup from DS falling RWS t Address Setup from DS falling ADS t CS Hold after DS rising CSH ...
Page 26
IDT7290820 5V TIME SLOT INTERCHANGE DIGITAL SWITCH 2,048 x 2,048 CLK GCI CLK ST-BUS t DSS DS t CSS CS t RWS R/W t ADS A0-A7 AD0-AD7 D8-D15 DTA Figure 15. Motorola Non-Multiplexed Syncronous Bus Timing t DSS t DSPW ...
Page 27
XXXXXX XX Device Type Package 5/23/2000 pgs. and 25. 8/15/2000 pgs. and 25. 9/22/2000 pgs. 3 and 13. 12/22/2000 pgs. 7, 12, 18, 21, 22, 23, 24 and 25. 01/24/2001 pg and ...