ZL50235GD ZARLINK [Zarlink Semiconductor Inc], ZL50235GD Datasheet - Page 15
![no-image](/images/no-image-200.jpg)
ZL50235GD
Manufacturer Part Number
ZL50235GD
Description
16 Channel Voice Echo Canceller
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50235GD.pdf
(39 pages)
Data Sheet
Note: Refer to Figure 12 and Figure 13 for timing details.
F0i
ST-BUS
F0i
GCI interface
Rin/Sin
Rout/Sout
Figure 9 - ST-BUS and GCI Interface Channel Assignment for 2Mb/s Data Streams
Byte
0Dh
0Fh
1Bh
1Dh
1Fh
13h
15h
17h
19h
MS
11h
Address +
-
-
-
-
-
-
-
-
-
-
-
-
Table 3 - Memory Mapping of Per Channel Control and Status Registers
Base
Byte
0Ch
1Ch
0Ah
0Bh
0Eh
1Ah
1Eh
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
10h
12h
14h
16h
18h
LS
0
1 2 3 4 5
Error Peak Detect Reg
Decay Step Size Reg
Rin Peak Detect Reg
Sin Peak Detect Reg
Decay Step Number
Echo Canceller A
Flat Delay Reg
Step Size, MU
Control Reg 1
Control Reg 2
Control Reg 3
Control Reg 4
Noise Scaling
Noise Control
Active Channels
Status Reg
DTDT Reg
Reserved
Reserved
Reserved
Reserved
Reserved
NLPTHR
Gains
62.5 sec
6 7 8 9 10 111213 14 15
Zarlink Semiconductor Inc.
125 sec
Byte
2Dh
3Bh
3Dh
2Fh
31h
33h
35h
37h
39h
3Fh
Address +
MS
-
-
-
-
-
-
-
-
-
-
-
-
Base
Byte
2Ah
2Bh
2Ch
2Eh
3Ah
3Ch
3Eh
22h
23h
25h
26h
30h
32h
34h
36h
38h
20h
21h
24h
27h
28h
29h
LS
Disabled Channels with Random Data
Error Peak Detect Reg
Decay Step Size Reg
Rin Peak Detect Reg
Sin Peak Detect Reg
Decay Step Number
Echo Canceller B
Flat Delay Reg
Step Size, MU
Control Reg 1
Control Reg 2
Control Reg 3
Control Reg 4
Noise Scaling
Noise Control
Status Reg
DTDT Reg
Reserved
Reserved
Reserved
Reserved
Reserved
NLPTHR
Gains
ZL50235
15