AM79C970AKCW AMD [Advanced Micro Devices], AM79C970AKCW Datasheet - Page 141

no-image

AM79C970AKCW

Manufacturer Part Number
AM79C970AKCW
Description
PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
Manufacturer
AMD [Advanced Micro Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79C970AKCW
Manufacturer:
AMD
Quantity:
6 557
BCR0: Master Mode Read Active
Bit
31–16 RES
15–0 MSRDA
BCR1: Master Mode Write Active
Bit
31–16 RES
15–0 MSWRA
10–15
RAP
16
17
18
19
20
21
22
0
1
2
3
4
5
6
7
8
9
Name
Name
MNEMONIC
MSRDA
MSWRA
MC
Reserved
LNKST
LED1
LED2
LED3
Reserved
FDC
Reserved
IOBASEL
IOBASEU
BSBC
EECAS
SWS
INTCON
PCILAT
Description
Reserved locations. Written as
ZEROs and read as undefined.
Reserved
H_RESET, the value in this
register will be 0005h. The set-
ting of this register has no effect
on any PCnet-PCI II controller
function. It is only included for
software compatibility with other
PCnet family devices.
Read always. MSRDA is read
only
no effect.
Description
Reserved locations. Written as
ZEROs and read as undefined.
Reserved
H_RESET, the value in this reg-
ister will be 0005h. The setting of
this register has no effect on any
PCnet-PCI II controller function.
Write
Default
00C0h
FF06h
0005h
0005h
0002h
0084h
0088h
0090h
0000h
9001h
0002h
0000h
N/A
N/A
N/A
N/A
N/A
N/A
locations.
locations.
operations
Name
Reserved
Reserved
Miscellaneous Configuration
Reserved
Link Status LED
LED1 Status
LED2 Status
LED3 Status
Reserved
Full-Duplex Control
Reserved
Reserved
Reserved
Burst and Bus Control
EEPROM Control and Status
Software Style
Reserved
PCI Latency
Table 30. BCR Registers
P R E L I M I N A R Y
have
After
After
Am79C970A
BCR2: Miscellaneous Configuration
Bit
31–16 RES
15
14 TMAULOOP
Name
RES
It is only included for software
compatibility with other PCnet
family devices.
Read always. MSWRA is read
only
no effect.
Description
Note that bits 15–0 in this register
are programmable through the
external EEPROM. Reserved
bits and read-only bits should be
programmed to ZERO.
Reserved locations. Written as
ZEROs and read as undefined.
Reserved location. Written as
ZERO and read as undefined.
When set, this bit allows external
loopback packets to pass on to
the network through the T-MAU
interface, if the T-MAU interface
has been selected. If the T-MAU
interface has not been selected,
then this bit has no effect.
Write
User
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
No
No
No
Programmability
operations
EEPROM
AMD
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
No
No
No
No
No
No
No
have
141

Related parts for AM79C970AKCW