ZL30414QGC ZARLINK [Zarlink Semiconductor Inc], ZL30414QGC Datasheet
![no-image](/images/no-image-200.jpg)
ZL30414QGC
Manufacturer Part Number
ZL30414QGC
Description
SONET/SDH Clock Multiplier PLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL30414QGC.pdf
(24 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL30414QGC
Manufacturer:
ZARLINK
Quantity:
6
Features
•
•
•
•
•
•
•
•
•
Applications
•
•
Meets jitter requirements of Telcordia GR-253-
CORE for OC-192, OC-48, OC-12, and OC-3
rates
Meets jitter requirements of ITU-T G.813 for STM-
64, STM-16, STM-4 and STM-1 rates
Provides four LVPECL differential output clocks at
622.08 MHz
Provides a CML differential clock at 155.52 MHz
Provides a single-ended CMOS clock at 19.44
MHz
Lock Indicator
Provides enable/disable control of output clocks
Accepts a CMOS reference at 19.44 MHz
3.3 V supply
SONET/SDH line cards
Network Element timing cards
C19i
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Frequency
Detector
Copyright 2003-2005, Zarlink Semiconductor Inc. All Rights Reserved.
& Phase
Machine
LOCK
State
Figure 1 - Functional Block Diagram
Bias Circuit
Reference
Loop
Filter
BIAS
LPF
and
Zarlink Semiconductor Inc.
VCO
1
VDD GND VCC
19.44MHz
Description
The ZL30414 is an analog phase-locked loop (APLL)
designed to provide jitter attenuation and rate
conversion for SDH (Synchronous Digital Hierarchy)
and
networking equipment. The ZL30414 generates very
low jitter clocks that meet the jitter requirements of
Telcordia GR-253-CORE OC-192, OC-48, OC-12, OC-
3 rates and ITU-T G.813 STM-64, STM-16, STM-4 and
STM-1 rates.
The ZL30414 accepts a CMOS compatible reference
at 19.44 MHz and generates four LVPECL differential
output clocks at 622.08 MHz, a CML differential
clock at 155.52 MHz and a single-ended CMOS
clock at 19.44 MHz. The output clocks can be
individually enabled or disabled. The ZL30414
provides a LOCK indication.
SONET/SDH Clock Multiplier PLL
ZL30414QGC
ZL30414QGC1 64 Pin TQFP* Trays
SONET
Frequency
Dividers
Drivers
Clock
and
Ordering Information
*Pb Free Matte Tin
(Synchronous
C622oEN-A
C622oEN-B
C622oEN-C
C622oEN-D
-40°C to +85°C
C155oEN
C19oEN
64 Pin TQFP
C155oP/N
C19o
C622oP/N-A
C622oP/N-B
C622oP/N-C
C622oP/N-D
Optical
Trays
Data Sheet
ZL30414
February 2005
Network)
05