LC89515 Sanyo, LC89515 Datasheet

no-image

LC89515

Manufacturer Part Number
LC89515
Description
CD-ROM/CD-I Error Correction/ Host Interface LSI
Manufacturer
Sanyo
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LC89515K
Manufacturer:
SANYO
Quantity:
432
Part Number:
LC89515K
Manufacturer:
SANYO
Quantity:
1 000
Part Number:
LC89515K
Manufacturer:
SANYO/三洋
Quantity:
20 000
Overview
The LC89515K is a version of the LC8951 in which
certain aspects of the internal registers have been
improved to make them even easier to use in CD-ROM
and CD-I products. The basic blocks are identical to those
in the LC8951 and these products are software and pin
compatible. Thus this product can replace the LC8951
without change. (However, this product is provided in a
slightly different package: a short lead type QIP-80E as
opposed to the QIP-80A.)
The LC89515K is an error correction and host interface
LSI for use in CD-ROM and CD-I products. This product
integrate in a single chip all CD-ROM specific functions,
including the error correction that was previously
implemented in software on a microprocessor and the CD
player and host computer interfaces that were previously
implemented in discrete components or gate arrays. The
use of the LSI can provide significant improvements in
CD-ROM and CD-I players, including increased transfer
rates, miniaturization, increased reliability, an improved
cost performance ratio, and a more efficient development
period.
Features
• Software and pin compatibility with the LC8951
• Support for CD-ROM (mode 1) and CD-I (mode 2,
• All CD-ROM/CD-I special functions implemented on a
• Hardware error detection and correction for high speed,
• Real-time error correction: Error correction and
• Fast transfers: up to 2.3 MB/s (18.4 Mb/s)
• Support for low-speed hosts (multiple block buffering)
• Built-in host interface command FIFO (for easy SCSI
• Built-in 12-byte status FIFO
• CMOS circuits, single 5 V power supply
Ordering number : EN4272C
(Changes were made to internal registers, the SRAM
interface, and other aspects.)
forms 1 and 2)
single chip
without relying on software
detection are possible without interrupting the host
interface bus.
support)
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
Package Dimensions
unit: mm
3174-QFP80E
CD-ROM/CD-I Error Correction/
O2095HA (OT)/12395TH (OT)/ 61394TH No. 4272-1/6
[LC89515K]
Host Interface LSI
LC89515K
SANYO: QIP80E
CMOS LSI

Related parts for LC89515

LC89515 Summary of contents

Page 1

... Ordering number : EN4272C Overview The LC89515K is a version of the LC8951 in which certain aspects of the internal registers have been improved to make them even easier to use in CD-ROM and CD-I products. The basic blocks are identical to those in the LC8951 and these products are software and pin compatible ...

Page 2

... XTALCK I 26 XTAL O 27 TEST1 I Note: Do not leave any of the pins open. All of the LC89515K Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection Pin No. Pin Type 28 TEST2 I 29 CSEL I 30 LMSEL ...

Page 3

... The host interface provides an 8-byte FIFO for receiving commands from the host. The host can write bytes of commands at one time by asserting the HWR signal. When the host writes to the FIFO, the LC89515K issues a command interrupt to the control microprocessor. Here, the commands written to the 8-byte FIFO are never interpreted by the LC89515K ...

Page 4

... LC89515K. 4. Points Common to All Blocks The LC89515K performs data input and decoding at the same time in a pipelined manner. Also, writes of input data to the buffer RAM, writes of data to be decoded, and reads to the buffer RAM for transfers to the host all proceed at the same time with synchronization always being maintained by the LC89515K ...

Page 5

... This results in the sectors that are buffered when WRRQ was set to 0 becoming valid. (This bit is set reset.) BCKSL (bit clock select) Setting this bit to 1 allows the bit clock from the CD-DSP to be inverted. (SDATA is acquired on the rising edge of BCK.) (This bit is set reset.) LC89515K BIT6 BIT5 BIT4 — ...

Page 6

... SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice. LC89515K = Symbol ...

Related keywords