SAB-C165-RM Siemens Semiconductor Group, SAB-C165-RM Datasheet - Page 39

no-image

SAB-C165-RM

Manufacturer Part Number
SAB-C165-RM
Description
C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
Manufacturer
Siemens Semiconductor Group
Datasheet
AC Characteristics (cont’d)
Demultiplexed Bus
V
T
T
C
C
ALE cycle time = 4 TCL + 2
Parameter
ALE high time
Address setup to ALE
ALE falling edge to RD,
WR (with RW-delay)
ALE falling edge to RD,
WR (no RW-delay)
RD, WR low time
RD, WR low time
RD to valid data in
RD to valid data in
ALE low to valid data in
Address to valid data in
Data hold after RD
rising edge
Data float after RD rising
edge (with RW-delay)
Data float after RD rising
edge (no RW-delay)
Data valid to WR
Data hold after WR
ALE rising edge after RD,
WR
Semiconductor Group
(with RW-delay)
(no RW-delay)
(with RW-delay)
(no RW-delay)
A
A
CC
L
L
= 0 to +70 ˚C
= -40 to +85 ˚C
(for PORT0, PORT1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF
(for Port 6, CS) = 100 pF
= 5 V
10 %;
V
for SAB-C165-LM, SAB-C165-RM, SAB-C165-LF, SAB-C165-RF
for SAF-C165-LM
SS
= 0 V
t
A
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
5
6
8
9
12
13
14
15
16
17
18
20
21
22
24
26
+
t
C
CC 15 +
CC 10 +
CC 15 +
CC -10 +
CC 40 +
CC 65 +
CC 35 +
CC 15 +
CC -10 +
SR –
SR –
SR –
SR –
SR 0
SR –
SR –
+
t
F
(100 ns at 20-MHz CPU clock without waitstates)
min.
Max. CPU Clock
t
t
t
t
t
t
t
A
A
A
C
C
C
F
t
t
= 20 MHz
A
F
38
max.
30 +
55 +
55
+
70
+ 2
35 +
15 +
t
A
t
A
+
t
t
t
t
+
C
C
F
F
t
C
t
C
min.
TCL - 10 +
TCL - 15 +
TCL - 10
+
-10
+
2TCL - 10
+
3TCL - 10
+
0
2TCL - 15
+
TCL - 10 +
-10
+
t
t
t
t
t
t
A
A
C
C
C
F
1/2TCL = 1 to 20 MHz
Variable CPU Clock
t
t
t
A
A
F
max.
2TCL - 20
+
3TCL - 20
+
3TCL - 20
+
4TCL - 30
+ 2
2TCL - 15
+
TCL - 10
+
t
t
t
t
t
C
C
A
F
F
t
A
+
+
t
C
t
C
C165
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for SAB-C165-RM