IS42S16100 Integrated Silicon Solution, IS42S16100 Datasheet - Page 28
![no-image](/images/no-image-200.jpg)
IS42S16100
Manufacturer Part Number
IS42S16100
Description
512K Words x 16Bits x 2 Banks Synchronous Dynamic RAM
Manufacturer
Integrated Silicon Solution
Datasheet
1.IS42S16100.pdf
(78 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS42S16100
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16100-10T
Manufacturer:
ISSI
Quantity:
61
Company:
Part Number:
IS42S16100-7T
Manufacturer:
PHI
Quantity:
38
Part Number:
IS42S16100-7T
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16100-7TL
Manufacturer:
ISSI
Quantity:
73
Part Number:
IS42S16100A2-7
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS42S16100C-7TL
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S16100C1-7B
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS42S16100C1-7B-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS42S16100C1-7BI
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS42S16100C1-7BI-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
IS42S16100C1-7BL
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
IS42S16100
Interval Between Write and Read Commands
A new read command can be executed while a write cycle
is in progress, i.e., before that cycle completes. Data
corresponding to the new read command is output after
the CAS latency has elapsed from the point the new read
command was executed. The I/On pins must be placed in
the HIGH impedance state at least one cycle before data
is output during this operation.
28
CAS latency = 3, burst length = 4
CAS latency = 2, burst length = 4
COMMAND
COMMAND
CLK
CLK
I/O
I/O
WRITE (CA=A, BANK 0)
WRITE (CA=A, BANK 0)
D
D
WRITE A0
WRITE A0
IN
IN
A0
A0
READ B0
READ B0
t
t
CCD
CCD
READ (CA=B, BANK 0)
READ (CA=B, BANK 0)
HI-Z
D
OUT
HI-Z
B0
The interval (t
clock cycle.
The selected bank must be set to the active state before
executing this command.
D
D
OUT
OUT
Integrated Silicon Solution, Inc. — 1-800-379-4774
B0
B1
D
D
OUT
OUT
CCD
B2
B1
) between command must be at least one
D
D
OUT
OUT
B2
B3
D
OUT
B3
ISSI
Don't Care
11/01/01
Rev. C
®