IS61C256AH-12N Integrated Silicon Solution, IS61C256AH-12N Datasheet

no-image

IS61C256AH-12N

Manufacturer Part Number
IS61C256AH-12N
Description
32K x 8 high-speed CMOS static RAM
Manufacturer
Integrated Silicon Solution
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS61C256AH-12N
Manufacturer:
ISSI
Quantity:
5 704
Part Number:
IS61C256AH-12N
Manufacturer:
IS
Quantity:
6 227
Part Number:
IS61C256AH-12N
Manufacturer:
XILINX
0
Part Number:
IS61C256AH-12NI
Manufacturer:
ISSI
Quantity:
9 520
Part Number:
IS61C256AH-12NI
Manufacturer:
HY
Quantity:
900
Part Number:
IS61C256AH-12NR
Manufacturer:
ISSI
Quantity:
6 224
FEATURES
• High-speed access time: 10, 12, 15, 20, 25 ns
• Low active power: 400 mW (typical)
• Low standby power
• Fully static operation: no clock or refresh
• TTL compatible inputs and outputs
• Single 5V power supply
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which
may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
SR020-1O
05/24/99
IS61C256AH
32K x 8 HIGH-SPEED CMOS STATIC RAM
— 250 W (typical) CMOS standby
— 55 mW (typical) TTL standby
required
FUNCTIONAL BLOCK DIAGRAM
I/O0-I/O7
A0-A14
GND
VCC
OE
WE
CE
DECODER
CIRCUIT
CONTROL
CIRCUIT
DATA
I/O
DESCRIPTION
The
32,768 word by 8-bit static RAMs. They are fabricated using
ISSI
able process coupled with innovative circuit design tech-
niques, yields access times as fast as 10 ns maximum.
When
mode at which the power dissipation can be reduced down to
250 W (typical) with CMOS input levels.
Easy memory expansion is provided by using an active LOW
Chip Enable (
input. The active LOW Write Enable (
and reading of the memory.
The IS61C256AH is pin compatible with other 32K x 8 SRAMs
and are available in 28-pin PDIP, SOJ, and TSOP (Type I)
packages.
's high-performance CMOS technology. This highly reli-
ISSI
CE
is HIGH (deselected), the device assumes a standby
IS61C256AH is a very high-speed, low power,
CE
MEMORY ARRAY
) input and an active LOW Output Enable (
COLUMN I/O
32K X 8
ISSI
WE
) controls both writing
MAY 1999
OE
®
1
)

Related parts for IS61C256AH-12N

IS61C256AH-12N Summary of contents

Page 1

... Easy memory expansion is provided by using an active LOW CE Chip Enable ( input. The active LOW Write Enable ( and reading of the memory. The IS61C256AH is pin compatible with other 32K x 8 SRAMs and are available in 28-pin PDIP, SOJ, and TSOP (Type I) packages. DECODER MEMORY ARRAY ...

Page 2

... IS61C256AH PIN CONFIGURATION 28-Pin DIP and SOJ A14 1 28 VCC A12 A13 A11 A10 I/O7 I/ I/O6 I/ I/O5 I/ I/O4 GND 14 15 I/O3 PIN DESCRIPTIONS A0-A14 Address Inputs CE Chip Enable Input ...

Page 3

... IS61C256AH OPERATING RANGE Range Ambient Temperature Commercial +70 C Industrial – + ELECTRICAL CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage IH (1) V Input LOW Voltage IL I Input Leakage LI I Output Leakage LO Note –3.0V for pulse width less than 10 ns. ...

Page 4

... IS61C256AH READ CYCLE SWITCHING CHARACTERISTICS -10 Symbol Parameter Min. Max t Read Cycle Time 10 — Address Access Time — Output Hold Time 2 — OHA CE t Access Time — 10 ACE OE t Access Time — 5 DOE OE t (2) to Low-Z Output 0 — LZOE OE t (2) to High-Z Output — ...

Page 5

... IS61C256AH AC WAVEFORMS (1,2) READ CYCLE NO. 1 ADDRESS D OUT PREVIOUS DATA VALID READ CYCLE NO. 2 (1,3) ADDRESS LZCE HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. 3. Address is valid prior to or coincident with Integrated Silicon Solution, Inc. — 1-800-379-4774 SR020-1O ...

Page 6

... IS61C256AH WRITE CYCLE SWITCHING CHARACTERISTICS -10 Symbol Parameter Min. Max t Write Cycle Time Write End 9 SCE t Address Setup Time Write End t Address Hold 0 HA from Write End t Address Setup Time Pulse Width ( LOW PWE Pulse Width ( HIGH) 6 ...

Page 7

... IS61C256AH OE WRITE CYCLE NO HIGH During Write Cycle) ADDRESS OE CE LOW DATA UNDEFINED OUT WRITE CYCLE NO LOW During Write Cycle) ADDRESS LOW OE CE LOW DATA UNDEFINED OUT D IN Notes: 1. The internal write time is defined by the overlap of but any one can go inactive to terminate the Write ...

Page 8

... Plastic SOJ TSOP (Type 1) 300-mil Plastic DIP 300-mil Plastic SOJ TSOP (Type 1) Integrated Silicon Solution, Inc. Integrated Silicon Solution, Inc. — 1-800-379-4774 ISSI Package IS61C256AH-12NI 300-mil Plastic DIP IS61C256AH-12JI 300-mil Plastic SOJ IS61C256AH-12TI TSOP (Type 1) IS61C256AH-15NI 300-mil Plastic DIP IS61C256AH-15JI ...

Related keywords