ISPPACCLK5316S-01T48C LATTICE [Lattice Semiconductor], ISPPACCLK5316S-01T48C Datasheet - Page 20

no-image

ISPPACCLK5316S-01T48C

Manufacturer Part Number
ISPPACCLK5316S-01T48C
Description
In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
Manufacturer
LATTICE [Lattice Semiconductor]
Datasheet
Lattice Semiconductor
Figure 13. Reference and Feedback Input
Each input features internal programmable termination resistors as shown in Figure 14. The REFA and REFB
inputs terminate to VTT_REFA and VTT_REFB respectively. In order to interface to differential clock input one
should connect VTT_REFA and VTT_REFB pins together on circuit board and if necessary connect the common
node to VTT supply.
The direct connection from REFA and REFB pins to the output routing matrix becomes unavailable when the REFA
and REFB pins are configured as differential input pins.
• eHSTL
• Differential SSTL1.8
• Differential SSTL2
• Differential SSTL3
• Differential HSTL
• LVDS
• LVPECL (differential, 3.3V)
REFA_REFP
REFB_REFN
VTT_FBK
REFSEL
FBK
+
0
1
20
ispClock5300S Family Data Sheet
INTERNAL
FEEDBACK
TO OUTPUT
DETECT
PHASE
FREQ.
ROUTING
MATRIX

Related parts for ISPPACCLK5316S-01T48C