ST7FLITE29 STMICROELECTRONICS [STMicroelectronics], ST7FLITE29 Datasheet - Page 88

no-image

ST7FLITE29

Manufacturer Part Number
ST7FLITE29
Description
8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7FLITE29
Manufacturer:
ST
0
Part Number:
ST7FLITE29F286
Manufacturer:
ST
Quantity:
378
Part Number:
ST7FLITE29F2B6
Quantity:
4
Part Number:
ST7FLITE29F2B6
Manufacturer:
ST
0
Part Number:
ST7FLITE29F2B6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST7FLITE29F2M6
Quantity:
100
Company:
Part Number:
ST7FLITE29F2M6
Quantity:
12 000
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
5 700
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
0
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST7FLITE29F2M6TR 11+
Manufacturer:
ST
0
Part Number:
ST7FLITE29F2M6TR.
Manufacturer:
ST
0
ST7LITE2
12.2 INSTRUCTION GROUPS
The ST7 family devices use an Instruction Set
consisting of 63 instructions. The instructions may
Using a pre-byte
The instructions are described with one to four
bytes.
In order to extend the number of available op-
codes for an 8-bit CPU (256 opcodes), three differ-
ent prebyte opcodes are defined. These prebytes
modify the meaning of the instruction they pre-
cede.
The whole instruction becomes:
88/131
1
Load and Transfer
Stack operation
Increment/Decrement
Compare and Tests
Logical operations
Bit Operation
Conditional Bit Test and Branch
Arithmetic operations
Shift and Rotates
Unconditional Jump or Call
Conditional Branch
Interruption management
Condition Code Flag modification
PC-2 End of previous instruction
PC-1 Prebyte
PC
PC+1 Additional word (0 to 2) according to the
Opcode
number of bytes required to compute the
effective address
LD
PUSH
INC
CP
AND
BSET
BTJT
ADC
SLL
JRA
JRxx
TRAP
SIM
CLR
POP
DEC
TNZ
OR
BRES
BTJF
ADD
SRL
JRT
WFI
RIM
be subdivided into 13 main groups as illustrated in
the following table:
These prebytes enable instruction in Y as well as
indirect addressing modes to be implemented.
They precede the opcode of the instruction in X or
the instruction using direct addressing mode. The
prebytes are:
RSP
BCP
XOR
SUB
SRA
JRF
HALT
SCF
PDY 90 Replace an X based instruction using
PIX 92 Replace an instruction using direct, di-
PIY 91 Replace an instruction using X indirect
CPL
SBC
RLC
JP
IRET
RCF
immediate, direct, indexed, or inherent
addressing mode by a Y one.
rect bit, or direct relative addressing
mode to an instruction using the corre-
sponding indirect addressing mode.
It also changes an instruction using X
indexed addressing mode to an instruc-
tion using indirect X indexed addressing
mode.
indexed addressing mode by a Y one.
NEG
MUL
RRC
CALL
SWAP
CALLR
SLA
NOP
RET

Related parts for ST7FLITE29