MC35XS3400CHFK FREESCALE [Freescale Semiconductor, Inc], MC35XS3400CHFK Datasheet - Page 25

no-image

MC35XS3400CHFK

Manufacturer Part Number
MC35XS3400CHFK
Description
Quad High Side Switch (Quad 35 mOhm)
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC35XS3400CHFK
Manufacturer:
FREESCALE
Quantity:
6 500
Part Number:
MC35XS3400CHFK
Manufacturer:
FREESCALE
Quantity:
6 500
FAULT MODE
driving the
fault condition is removed, except for over-current, severe
short-circuit, over-temperature and under-voltage which will
be reset by a new turn-on command (each fault_control
signal to be toggled).
available (and reset) via the SO pin during the first valid SPI
communication.
PROTECTIONS
Over-temperature Fault
and shutdown circuitry for each output structure.
temperature is higher than T
register will be set to [1]. The fault bits will be cleared in the
status register after a SPI read command.
Over-current Fault
protect each output structure against resistive short-circuit
condition. This protection is composed by eight predefined
current levels (time dependent) to fit 28 W bulb profiles.
Analog Integrated Circuit Device Data
Freescale Semiconductor
The 35XS3400 is in Fault mode when:
• V
• wake-up = 1,
• fail = X,
• fault=1.
This device indicates the faults below as they occur by
• Over-temperature fault,
• Over-current fault,
• Severe short-circuit fault,
• Output(s) shorted to VPWR fault in OFF state,
• Open load fault in OFF state,
• Over-voltage fault (enabled by default),
• Under-voltage fault.
The
Fault information is retained in the SPI fault register and is
The 35XS3400 incorporates over-temperature detection
Two cases need to be considered when the output
• If the output command is ON: the corresponding output
• If the output command is OFF: FS will go to logic [0] until
For both cases, the fault register OT[0:3] bit into the status
The 35XS3400 incorporates output shutdown in order to
is latched OFF. FS will be also latched to logic [0]. To
delatch the fault and be able to turn ON again the
outputs, the failure condition must disappear and the
autoretry circuitry must be active or the corresponding
output must be commanded OFF and then ON (toggling
fault_control signal of corresponding output) or
V
the corresponding output temperature will be below
T
PWR
SUPPLY(POR)
SD
FS
.
pin will automatically return to logic [1] when the
FS
and V
pin to logic [0] for RST input is pulled up:
DD
condition if V
are within the normal voltage range,
SD
:
DD
= 0.
PROTECTION AND DIAGNOSTIC FEATURES
SPI register without effect on the corresponding output state
(HS[x]) and the
START-UP SEQUENCE
following sequence is provided:
set to logic [1]) with an external reference clock:
function is not guaranteed.
will be huge. fault_control signal transition from logic [0] to [1]
or an auto-retry define this event. In this case, the over-
current protection will be fitted to inrush current, as shown in
Figure
OC[1:0] bits select over-current slope speed and OCHI1
current step can be removed in case the OCHI bit is set to [1].
OCLO2 current level by default. Three other DC over-current
levels are available: OCLO1 or OCLO3 or OCLO4 based on
the state of the OCLO[1,0] bits.
detection level, the corresponding output will latch the output
OFF and FS will be also latched to logic [0]. To delatch the
fault and be able to turn ON again the corresponding output,
The Open-load fault in ON state is only reported through
The 35XS3400 enters in Normal mode after start-up if
• VPWR and VDD power supplies must be above their
• generate wake-up event (wake-up=1) from 0 to 1 on
And, in case of the PWM module is used (PWM_en bit is
• apply PWM clock on IN0 input pin after maximum
If the correct start-up sequence is not provided, the PWM
In the first turn-on, the lamp filament is cold and the current
In steady state, the wire harness will be protected by
If the load current level ever reaches the over-current
hson signal
PWM
fault_control
hson
Over-current thresholds
under-voltage thresholds,
RSTB. The device switches to Normal mode with SPI
register content is reset (as defined in
Table
after 50μs typical and all SPI registers are set to default
values (set to logic [0]). The UV fault is reported in the
SPI status registers.
200 μs (min. 50 μs).
5. This over-current protection is programmable:
23). All features of 35XS3400 will be available
FS
PROTECTION AND DIAGNOSTIC FEATURES
pin.
FUNCTIONAL DEVICE OPERATION
Table 11
35XS3400
and
25

Related parts for MC35XS3400CHFK