CY14B101LA CYPRESS [Cypress Semiconductor], CY14B101LA Datasheet - Page 10

no-image

CY14B101LA

Manufacturer Part Number
CY14B101LA
Description
1 Mbit (128K x 8/64K x 16) nvSRAM
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY14B101LA-BA25XI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY14B101LA-BA25XIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY14B101LA-BA45XI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY14B101LA-BA45XIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY14B101LA-SP25XI
Manufacturer:
ALTERA
0
Part Number:
CY14B101LA-SP25XI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY14B101LA-SP25XIT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY14B101LA-SP45XI
Manufacturer:
CY
Quantity:
35 792
Part Number:
CY14B101LA-SP45XI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY14B101LA-SZ25XI
0
Part Number:
CY14B101LA-SZ45XI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CY14B101LA-SZ45XIKU
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY14B101LA-SZ45XIT
Manufacturer:
LT
Quantity:
5 661
AC Switching Characteristics
Switching Waveforms
Notes
SRAM Read Cycle
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SRAM Write Cycle
t
t
t
t
t
t
t
t
t
t
t
14. WE must be HIGH during SRAM read cycles.
15. Device is continuously selected with CE, OE and BHE/BLE LOW.
16. Measured ±200 mV from steady state output voltage.
17. If WE is low when CE goes low, the outputs remain in the high impedance state.
18. HSB must remain HIGH during Read and Write cycles.
ACE
RC
AA
DOE
OHA
LZCE
HZCE
LZOE
HZOE
PU
PD
DBE[
LZBE
HZBE
WC
PWE
SCE
SD
HD
AW
SA
HA
HZWE
LZWE
BW
Document #: 001-42879 Rev. *C
Parameters
[15]
[14]
[13]
[13]
Cypress
[15]
[13]
[13]
[13, 16]
[13, 16]
[13, 16]
[13]
[13, 16]
[13, 16]
[13, 16,17]
Parameters
Data Output
Address
t
t
t
t
t
t
t
t
t
t
t
-
-
-
t
t
t
t
t
t
t
t
t
t
-
ACS
RC
AA
OE
OH
LZ
HZ
OLZ
OHZ
PA
PS
WC
WP
CW
DW
DH
AW
AS
WR
WZ
OW
Parameters
Alt
Figure 6. SRAM Read Cycle #1: Address Controlled
Chip Enable Access Time
Read Cycle Time
Address Access Time
Output Enable to Data Valid
Output Hold After Address Change
Chip Enable to Output Active
Chip Disable to Output Inactive
Output Enable to Output Active
Output Disable to Output Inactive
Chip Enable to Power Active
Chip Disable to Power Standby
Byte Enable to Data Valid
Byte Enable to Output Active
Byte Disable to Output Inactive
Write Cycle Time
Write Pulse Width
Chip Enable To End of Write
Data Setup to End of Write
Data Hold After End of Write
Address Setup to End of Write
Address Setup to Start of Write
Address Hold After End of Write
Write Enable to Output Disable
Output Active after End of Write
Byte Enable to End of Write
Previous Data Valid
Description
PRELIMINARY
t
OHA
Address Valid
t
AA
t
RC
Min
20
15
15
15
15
20
3
3
0
0
0
8
0
0
0
3
20 ns
Max
20
20
10
20
10
8
8
8
8
CY14B101LA, CY14B101NA
[14, 15, 18]
Min
25
25
20
20
10
20
20
3
3
0
0
0
0
0
0
3
Output Data Valid
25 ns
Max
25
25
12
10
10
25
12
10
10
Min
45
30
45
30
30
15
30
3
3
0
0
0
0
0
0
3
45 ns
Max
45
45
20
15
15
45
20
15
15
Page 10 of 24
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
[+] Feedback

Related parts for CY14B101LA