CS8420 CIRRUS [Cirrus Logic], CS8420 Datasheet - Page 67

no-image

CS8420

Manufacturer Part Number
CS8420
Description
DIGITAL AUDIO SAMPLE RATE CONVERTER
Manufacturer
CIRRUS [Cirrus Logic]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8420-CS
Manufacturer:
CRY
Quantity:
5 510
Part Number:
CS8420-CS
Manufacturer:
CIRRUS
Quantity:
225
Part Number:
CS8420-CS
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS8420-CS*
Manufacturer:
NEC
Quantity:
700
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
319
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
9 908
Part Number:
CS8420-CSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8420-DSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8420-KSZ
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
CS8420A-CS
Manufacturer:
CIRRUS
Quantity:
20 000
14.7 Hardware Mode 6 Description
(AES3 Transmitter Only)
Hardware Mode 6 data flow is shown in Figure 31.
Audio data is input via the serial audio input port
and routed to the AES3 transmitter.
The transmitted channel status, user and validity
data may be input in 2 alternative methods, deter-
mined by the state of the CEN pin. Mode 6A is se-
lected when the CEN pin is low. In mode 6A, the
user data and validity bit are input via the U and V
pins, clocked by both edges of ILRCK. The chan-
nel status data is derived from the state of the
COPY/C, ORIG, EMPH, and AUDIO pins. Table
13 shows how the COPY/C and ORIG pins map to
channel status bits. In consumer mode, the trans-
mitted category code shall be set to Sample Rate
Converter (0101100).
Mode 6B is selected when the CEN pin is high. In
mode 6B, the channel status, user data and validity
bit are input serially via the COPY/C, U and V pins.
These pins are clocked by both edges of ILRCK (if
DS245PP2
ILRCK
ISCLK
SDIN
Power supply pins (VD+, VA+, DGND, AGND) & the reset pin (RST)
are omitted from this diagram. Please refer to the Typical Connection Diagram for hook-up details.
VD+
Figure 31. Hardware Mode 6 - AES3 Transmitter Only
APMS
DFC0
Serial
Audio
Input
SFMT1 SFMT0
VD+
DFC1
VD+
S/AES
COPY/C ORIG EMPH AUDIO TCBL
VD+
H/S
the port is in master mode). Figure 22 shows the
timing requirements.
The channel status block pin (TCBL) may be an in-
put or an output, determined by the state of the
TCBLD pin. The serial audio input port data format
is selected as shown in Table 14, and may be set to
master or slave by the state of the APMS input pin.
The following pages contain the detailed pin de-
scriptions for hardware mode 6.
COPY/C ORIG
SFMT1 SFMT0
Table 14. HW 6 Serial Audio Port Format Selection
Table 13. HW 6C COPY/C and ORIG pin function
0
0
1
1
0
0
1
1
C, U, V Data Buffer
FILT
0
1
0
1
0
1
0
1
PRO=0, COPY=0, L=0
PRO=0, COPY=0, L=1
PRO=0, COPY=1, L=0
PRO=1
Serial Input Format IF1
Serial Input Format IF2
Serial Input Format IF3
Serial Input Format IF4
Output
Clock
Source
AES3
Encoder
& Tx
OMCK
TCBLD
Function
Function
TXP
TXN
CEN
U
V
CS8420
67

Related parts for CS8420