SAK-XC2264-56F66L INFINEON [Infineon Technologies AG], SAK-XC2264-56F66L Datasheet - Page 85

no-image

SAK-XC2264-56F66L

Manufacturer Part Number
SAK-XC2264-56F66L
Description
16/32-Bit Single-Chip Microcontroller with 32-Bit Performance
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-XC2264-56F66L AC
Manufacturer:
Infineon Technologies
Quantity:
10 000
Preliminary
The timing listed in the AC Characteristics refers to TCSs. Therefore, the timing must be
calculated using the minimum TCS possible under the respective circumstances.
The actual minimum value for TCS depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator), the accumulated jitter is limited, which means that the relative
deviation for periods of more than one TCS is lower than for one single TCS.
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is, therefore, negligible.
The value of the accumulated PLL jitter depends on the number of consecutive VCO
output cycles within the respective timeframe. The VCO output clock is divided by the
output prescaler (K2+1) to generate the system clock signal
of VCO cycles can be represented as (K2+1) × T, where T is the number of consecutive
f
Different frequency bands can be selected for the VCO, so the operation of the PLL can
be adjusted to a wide range of input and output frequencies:
Table 17
PLLCON0.VCOSEL VCO Frequency Range
00
01
1X
1) Not subject to production test - verified by design/characterization.
Wakeup Oscillator
When wakeup oscillator operation is configured (SYSCON0.CLKSEL = 00
clock is derived from the low-frequency wakeup oscillator:
f
In this mode, a basic functionality can be maintained without requiring an external clock
source and while minimizing the power consumption.
Data Sheet
SYS
SYS
cycles (TCS).
=
f
WU
.
VCO Bands for PLL Operation
40 … 120 MHz
90 … 160 MHz
Reserved
83
1)
Base Frequency Range
10 … 40 MHz
20 … 80 MHz
XC2000 Family Derivatives
f
SYS
. Therefore, the number
Electrical Parameters
XC2267 / XC2264
B
), the system
V0.1, 2007-02
Draft Version

Related parts for SAK-XC2264-56F66L