AIC1573 AIC [Analog Intergrations Corporation], AIC1573 Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
AIC1573
Manufacturer Part Number
AIC1573
Description
5-bit DAC, Synchronous PWM Power Regulator with Simple PWM Power Regulator, LDO And Linear Controller
Manufacturer
AIC [Analog Intergrations Corporation]
Datasheet
1.AIC1573.pdf
(19 pages)
n
PIN DESCRIPTIONS
Pin 1:
Pin 2:
Pin 7:
Pin 6:
Pin 5:
Pin 4:
Pin 3:
Pin 8:
UGATE2: External high-side N-MOSFET
PHASE2:
VID4:
VID3:
VID2:
VID1:
VID0:
PGOOD: Power
gate drive pin. Connect UGATE2
to gate of the external high-side
N-MOSFET .
Over-current detection pin. Con-
nect the PHASE2 pin to source
of the external high-side N-
MOSFET. This pin detects the
voltage drop across the high-side
N-MOSFET
current protection.
5bit DAC voltage select pin. TTL-
compatible inputs used to set the
internal voltage reference VDAC.
When left open, these pins are
internally pulled up to 5V and
provide logic ones. The level of
VDAC sets the converter output
voltage as well as the PGOOD
and OVP thresholds.
Table 1 specifies the VDAC volt-
age for the 32 combinations of
DAC inputs.
PGOOD is an open drain output.
This pin is pulled low when the
converter output is ±10% out of
the VDAC reference voltage or
the other outputs are below their
under-voltage
PGOOD output is open for VID
codes that inhibit operation. See
good
R
DS(ON)
thresholds.
indicator
for over-
The
pin.
Pin 9:
Pin 10: VSEN2: Connect this pin to the output of
Pin 11: SELECT: This pin determines the output
Pin 12: SS:
Pin 13: FAULT/RT: Frequency adjustment pin.
OCSET2: Current limit sense pin. Connect
Table 1.
a resistor R
the drain of the external high-side
N-MOSFET. R
200 A current source (IOCSET),
and the upper N-MOSFET on-
resistance (R
current trip point according to the
following equation:
the standard buck PWM regula-
tor. The voltage at this pin is
regulated to the 1.5V/3.3V prede-
termined by the logic Low/High
level status of the SELECT pin.
This pin is also monitored by the
PGOOD comparator circuit.
voltage of the AGP bus switching
regulator. A low TTL input sets
the output voltage to 1.5V, while
a high input sets the output volt-
age to 3.3V.
Soft-start pin. Connect a capaci-
tor from this pin to ground. This
capacitor, along with an internal
25 A (typically) current source,
sets the soft-start interval of the
converter. Pulling this pin low will
shut down the IC.
Connecting a resistor (RT) from
this pin to GND, increasing the
frequency. Connecting a resistor
(RT) from this pin to VCC, de-
I
PEAK
I
OCSET
OCSET
R
DS(ON)
DS(ON)
OCSET
AIC1573
R
from this pin to
OCSET
) set the over-
, an internal
10