CY8C54 CYPRESS [Cypress Semiconductor], CY8C54 Datasheet - Page 53

no-image

CY8C54

Manufacturer Part Number
CY8C54
Description
Programmable System-on-Chip (PSoC)
Manufacturer
CYPRESS [Cypress Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY8C5466AXI-064
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C5467AXI-011
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C5467AXI-LP108
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C5468AXI-018
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C5468LTI-LP026
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
8.9.1 Current DAC
The current DAC (IDAC) can be configured for the ranges 0 to
32 µA, 0 to 256 µA, and 0 to 2.048 mA. The IDAC can be
configured to source or sink current.
8.9.2 Voltage DAC
For the voltage DAC (VDAC), the current DAC output is routed
through resistors. The two ranges available for the VDAC are 0
to 1.024V and 0 to 4.096V. In voltage mode any load connected
to the output of a DAC should be purely capacitive (the output of
the VDAC is not buffered).
8.10 Up/Down Mixer
In continuous time mode, the SC/CT block components are used
to build an up or down mixer. Any mixing application contains an
input signal frequency and a local oscillator frequency. The
polarity of the clock, Fclk, switches the amplifier between
inverting or noninverting gain. The output is the product of the
input and the switching function from the local oscillator, with
frequency components at the local oscillator plus and minus the
signal frequency (Fclk + Fin and Fclk - Fin) and reduced-level
frequency components at odd integer multiples of the local oscil-
lator frequency. The local oscillator frequency is provided by the
selected clock source for the mixer.
Continuous time up and down mixing works for applications with
input signals and local oscillator frequencies up to 1 MHz.
Document Number: 001-55036 Rev. *A
Reference 
Source 
PRELIMINARY
Scaler  
Figure 8-10. DAC Block Diagram
Figure 8-11. Mixer Configuration
8.11 Sample and Hold
The main application for a sample and hold, is to hold a value
stable while an ADC is performing a conversion. Some applica-
tions require multiple signals to be sampled simultaneously, such
as for power calculations (V and I).
sc_clk
Vin
Vref
I
I
1x , 8x , 64x
1x , 8x , 64x 
source 
PSoC
sink 
R
Range    
Range 
mix
0 20k or 40k
 
®
3R  
 
R  
 
5: CY8C54 Family Data Sheet
0
1
Vout 
 
C2 = 1.7 pF
C1 = 850 fF
R
mix
sc_clk
0 20k or 40k
Iout 
 
Page 53 of 93
Vout
[+] Feedback

Related parts for CY8C54