STA2500DTR STMICROELECTRONICS [STMicroelectronics], STA2500DTR Datasheet - Page 10

no-image

STA2500DTR

Manufacturer Part Number
STA2500DTR
Description
Manufacturer
STMICROELECTRONICS [STMicroelectronics]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA2500DTR
Manufacturer:
ST
Quantity:
2 100
Part Number:
STA2500DTR
Manufacturer:
ST
0
Part Number:
STA2500DTR
Manufacturer:
ST
Quantity:
20 000
Quick reference data
Table 11.
1. The rise and fall time are not the most important parameters for the low power clock input due to the Schmitt trigger logic. It
2. The total jitter is defined as the error that can appear on the actual frequency between two clock edges compared to the
2.5
10/57
Symbol
is more important that the noise on the Low power clock line remains substantially below the hysteresis in amplitude.
perfect frequency. Due to this, the total jitter value must contain the jitter itself and the error due to the accuracy on the
clock frequency. The lower the accuracy, the smaller the jitter is allowed to be.
T
T
V
C
RISE
FALL
hyst
-
IN
Low power clock specifications (continued)
The low power clock pin is powered by connecting BT_VIO_B to the wanted supply.
Current consumption
T
for EDR packets.
Table 12.
Schmitt trigger hysteresis (BT_VIO_B = 1.3 V)
Input capacitance
10% - 90% rise time
90% - 10% fall time
Total jitter
Complete Power Down
Deep Sleep mode
Functional Sleep mode
Sniff mode (1.28 s, 2 attempts, 0 timeouts), combined with H4 UART Deep Sleep
mode
(see section 6.10.3)
Master mode
Slave mode
Inquiry scan (1.28 seconds period), combined with H4 UART Deep Sleep mode
(see section 6.10.3)
HW Page scan (1.28 seconds period), combined with H4 UART Deep Sleep mode
(see section 6.10.3)
HW Inquiry and Page scan (1.28 seconds period), combined with H4 UART Deep
Sleep mode
(see section 6.10.3)
Idle ACL connection (Master)
Idle ACL connection (Slave)
Active: audio (HV3) Master (not sniffed)
Active: audio (HV3) Slave (Sniff 1.28 s, 2 attempts, 0 timeouts)
Active: data (DH1) Master or Slave
(172.8 kbps asymmetrical in TX mode)
(172.8 kbps symmetrical)
amb
= 25°C, 13 MHz digital clock, 7 dBm output power for BR packets, 3 dBm output power
(2)
Current consumption
Parameter
(1)
(1)
(2)
Doc ID 16067 Rev 1
State
(1)
Min.
0.2
1
-
-
-
Typ.
0.3
-
-
-
-
Max.
250
0.4
2.5
1
1
Typ.
11.7
10.6
28.5
318
312
591
1.2
3.6
8.2
20
55
83
23
1
STA2500D
Unit
ppm
Unit
mA
mA
mA
mA
mA
mA
pF
μA
μA
μA
μA
μA
μA
μA
μs
μs
V

Related parts for STA2500DTR