XC4VFX20 XILINX [Xilinx, Inc], XC4VFX20 Datasheet - Page 35

no-image

XC4VFX20

Manufacturer Part Number
XC4VFX20
Description
DC and Switching Characteristics
Manufacturer
XILINX [Xilinx, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX20 FF672 10C
Manufacturer:
XILINX
Quantity:
10
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX
Quantity:
7
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672CES2
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX
Quantity:
50
Part Number:
XC4VFX20-10FF672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FF672I-ES4M
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC4VFX20-10FFG67214012
Manufacturer:
XILINX
0
Part Number:
XC4VFX20-10FFG672C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Configuration Switching Characteristics
Table 43: Configuration Switching Characteristics
DS302 (v3.2) April 10, 2008
Product Specification
Power-up Timing Characteristics
Master/Slave Serial Mode Programming Switching
SelectMAP Mode Programming Switching
T
T
T
T
T
T
T
T
T
T
F
F
F
T
T
T
T
F
F
F
F
T
CONFIG
PL
POR
ICCK
PROGRAM
DCC
DSCK
CCO
CCH
CCL
CC_SERIAL
MAX_SLAVE
MCCTOL
SMDCC
SMCSCC
SMCCW
SMCKBY
CC_SELECTMAP
MAX_SELECTMAP
MAX_READBACK
MCCTOL
SMCO
/
T
/
T
CCD
(1,2)
/
/
SCKD
R
T
/
T
T
SMCCD
SMWCC
SMCCCS
/
F
Symbol
MAX_ICAP
Maximum time to configure device after
V
Program Latency
Power-on-Reset
CCLK (output) delay
Program Pulse Width
DIN Setup/Hold, slave mode
DIN Setup/Hold, master mode
DOUT
High Time
Low Time
Maximum Frequency, master mode with
respect to nominal CCLK.
Maximum Frequency, slave mode external
CCLK
Frequency Tolerance, master mode with
respect to nominal CCLK.
SelectMAP Data Setup/Hold
CS_B Setup/Hold
RDWR_B Setup/Hold
BUSY Propagation Delay
Maximum Frequency, master mode with
respect to nominal CCLK.
Maximum Configuration Frequency, slave
mode external CCLK
Maximum Readback Frequency
Frequency Tolerance, master mode with
respect to nominal CCLK.
SelectMAP Readback Clock-to-Out
CCINT
has been applied.
www.xilinx.com
Description
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
T
PL
±50
±50
-12
500
300
100
100
100
100
0.5
0.5
1.0
0.5
1.0
7.5
2.0
2.0
2.0
0.0
1.0
0.5
6.0
1.0
8.0
8.0
10
80
+ 10 T
Speed Grade
PL
±50
±50
-11
500
300
100
100
100
100
0.5
0.5
1.0
0.5
1.0
7.5
2.0
2.0
2.0
0.0
1.0
0.5
6.0
1.0
8.0
8.0
10
80
+ 10 T
PL
±50
±50
-10
500
300
100
100
100
100
0.5
0.5
1.0
0.5
1.0
7.5
2.0
2.0
2.0
0.0
1.0
0.5
6.0
1.0
8.0
8.0
10
80
+ 10
MHz, Max
MHz, Max
MHz, Max
MHz, Max
MHz, Max
µs/frame,
ms, Max
minutes
ns, Max
ns, Max
ns, Max
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
ns, Min
Units
Max
%
%
35

Related parts for XC4VFX20