EPF81188A ALTERA [Altera Corporation], EPF81188A Datasheet - Page 32

no-image

EPF81188A

Manufacturer Part Number
EPF81188A
Description
PROGRAMMABLE LOGIC DEVICES FAMILY
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF81188AG232-3
Manufacturer:
a
Quantity:
1
Part Number:
EPF81188AGC
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
Quantity:
2
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
Quantity:
172
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF81188AGC232-2A
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-2B
Manufacturer:
ALTERA
0
Part Number:
EPF81188AGC232-3
Manufacturer:
HAR
Quantity:
119
Part Number:
EPF81188AGC232-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF81188AGC232-4
Manufacturer:
a
Quantity:
72
FLEX 8000 Programmable Logic Device Family Data Sheet
32
Timing Model
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
IOD
IOC
IOE
IOCO
IOCOMB
IOSU
IOH
IOCLR
IN
OD1
OD2
OD3
XZ
ZX1
ZX2
ZX3
Table 8. FLEX 8000 Internal Timing Parameters
IOE register data delay
IOE register control signal delay
Output enable delay
IOE register clock-to-output delay
IOE combinatorial delay
IOE register setup time before clock; IOE register recovery time after asynchronous clear
IOE register hold time after clock
IOE register clear delay
Input pad and buffer delay
Output buffer and pad delay, slow slew rate = off, V
Output buffer and pad delay, slow slew rate = off, V
Output buffer and pad delay, slow slew rate = on, C1 = 35 pF,
Output buffer disable delay, C1 = 5 pF
Output buffer enable delay, slow slew rate = off, V
Output buffer enable delay, slow slew rate = off, V
Output buffer enable delay, slow slew rate = on, C1 = 35 pF,
The continuous, high-performance FastTrack Interconnect routing
structure ensures predictable performance and accurate simulation and
timing analysis. This predictable performance contrasts with that of
FPGAs, which use a segmented connection scheme and hence have
unpredictable performance. Timing simulation and delay prediction are
available with the MAX+PLUS II Simulator and Timing Analyzer, or with
industry-standard EDA tools. The Simulator offers both pre-synthesis
functional simulation to evaluate logic design accuracy and post-
synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer
provides point-to-point timing delay information, setup and hold time
prediction, and device-wide performance analysis.
Tables 8
symbols.
through
11
describe the FLEX 8000 timing parameters and their
Note (1)
Parameter
CCIO
CCIO
CCIO
CCIO
= 5.0 V, C1 = 35 pF,
= 3.3 V, C1 = 35 pF,
= 5.0 V, C1 = 35 pF,
= 3.3 V, C1 = 35 pF,
Note (3)
Note (3)
Note (2)
Note (2)
Note (2)
Note (2)
Altera Corporation

Related parts for EPF81188A