EP1K100 ETC [List of Unclassifed Manufacturers], EP1K100 Datasheet - Page 7

no-image

EP1K100

Manufacturer Part Number
EP1K100
Description
Programmable Logic Device Family
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K100C208-3N
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP1K100EFI484-2
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1K100F484-2N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP1K100FC256
Manufacturer:
LINEAR
Quantity:
423
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
298
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
313
Part Number:
EP1K100FC256-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1K100FC256-1
Quantity:
17
Part Number:
EP1K100FC256-1N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
0
ACEX 1K Programmable Logic Device Family Data Sheet
The logic array consists of logic array blocks (LABs). Each LAB contains
eight LEs and a local interconnect. An LE consists of a 4-input LUT, a
programmable flipflop, and dedicated signal paths for carry and cascade
functions. The eight LEs can be used to create medium-sized blocks of
logic—such as 8-bit counters, address decoders, or state machines—or
combined across LABs to create larger logic blocks. Each LAB represents
about 96 usable logic gates.
Signal interconnections within ACEX 1K devices (as well as to and from
device pins) are provided by the FastTrack Interconnect routing structure,
which is a series of fast, continuous row and column channels that run the
entire length and width of the device.
Each I/O pin is fed by an I/O element (IOE) located at the end of each row
and column of the FastTrack Interconnect routing structure. Each IOE
contains a bidirectional I/O buffer and a flipflop that can be used as either
an output or input register to feed input, output, or bidirectional signals.
When used with a dedicated clock pin, these registers provide exceptional
performance. As inputs, they provide setup times as low as 1.1 ns and
hold times of 0 ns. As outputs, these registers provide clock-to-output
13
times as low as 2.5 ns. IOEs provide a variety of features, such as JTAG
BST support, slew-rate control, tri-state buffers, and open-drain outputs.
Figure 1
shows a block diagram of the ACEX 1K device architecture. Each
group of LEs is combined into an LAB; groups of LABs are arranged into
rows and columns. Each row also contains a single EAB. The LABs and
EABs are interconnected by the FastTrack Interconnect routing structure.
IOEs are located at the end of each row and column of the FastTrack
Interconnect routing structure.
Altera Corporation
7

Related parts for EP1K100