EP1K100 ETC [List of Unclassifed Manufacturers], EP1K100 Datasheet - Page 36

no-image

EP1K100

Manufacturer Part Number
EP1K100
Description
Programmable Logic Device Family
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K100C208-3N
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP1K100EFI484-2
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1K100F484-2N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP1K100FC256
Manufacturer:
LINEAR
Quantity:
423
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
298
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
313
Part Number:
EP1K100FC256-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1K100FC256-1
Quantity:
17
Part Number:
EP1K100FC256-1N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
0
ACEX 1K Programmable Logic Device Family Data Sheet
ClockLock &
ClockBoost
Features
36
f
For more information, search for “SameFrame” in MAX+PLUS II Help.
Note:
(1)
To support high-speed designs, -1 and -2 speed grade ACEX 1K devices
offer ClockLock and ClockBoost circuitry containing a phase-locked loop
(PLL) that is used to increase design speed and reduce resource usage.
The ClockLock circuitry uses a synchronizing PLL that reduces the clock
delay and skew within a device. This reduction minimizes clock-to-
output and setup times while maintaining zero hold times. The
ClockBoost circuitry, which provides a clock multiplier, allows the
designer to enhance device area efficiency by sharing resources within the
device. The ClockBoost feature allows the designer to distribute a low-
speed clock and multiply that clock on-device. Combined, the ClockLock
and ClockBoost features provide significant improvements in system
performance and bandwidth.
The ClockLock and ClockBoost features in ACEX 1K devices are enabled
through the Altera software. External devices are not required to use these
features. The output of the ClockLock and ClockBoost circuits is not
available at any of the device pins.
The ClockLock and ClockBoost circuitry lock onto the rising edge of the
incoming clock. The circuit output can drive the clock inputs of registers
only; the generated clock cannot be gated or inverted.
The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and
ClockBoost circuitry. When the dedicated clock pin is driving the
ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the
device.
EP1K10
EP1K30
EP1K50
EP1K100
Table 10. ACEX 1K SameFrame Pin-Out Support
This option is supported with a 256-pin FineLine BGA package and SameFrame
migration.
Device
FineLine
256-Pin
BGA
v
v
v
v
FineLine
Altera Corporation
484-Pin
BGA
v
v
(1)
(1)

Related parts for EP1K100