EP1K100 ETC [List of Unclassifed Manufacturers], EP1K100 Datasheet - Page 56

no-image

EP1K100

Manufacturer Part Number
EP1K100
Description
Programmable Logic Device Family
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K100C208-3N
Manufacturer:
ALTERA
Quantity:
60
Part Number:
EP1K100EFI484-2
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1K100F484-2N
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP1K100FC256
Manufacturer:
LINEAR
Quantity:
423
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
298
Part Number:
EP1K100FC256
Manufacturer:
ALTERA
Quantity:
313
Part Number:
EP1K100FC256-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1K100FC256-1
Quantity:
17
Part Number:
EP1K100FC256-1N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
Quantity:
10 000
Part Number:
EP1K100FC256-1N
Manufacturer:
ALTERA
0
ACEX 1K Programmable Logic Device Family Data Sheet
56
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
EABDATA1
EABDATA2
EABWE1
EABWE2
EABRE1
EABRE2
EABCLK
EABCO
EABBYPASS
EABSU
EABH
EABCLR
AA
WP
RP
WDSU
WDH
WASU
WAH
RASU
RAH
WO
DD
EABOUT
EABCH
EABCL
Table 24. EAB Timing Microparameters
Symbol
Data or address delay to EAB for combinatorial input
Data or address delay to EAB for registered input
Write enable delay to EAB for combinatorial input
Write enable delay to EAB for registered input
Read enable delay to EAB for combinatorial input
Read enable delay to EAB for registered input
EAB register clock delay
EAB register clock-to-output delay
Bypass register delay
EAB register setup time before clock
EAB register hold time after clock
EAB register asynchronous clear time to output delay
Address access delay (including the read enable to output delay)
Write pulse width
Read pulse width
Data setup time before falling edge of write pulse
Data hold time after falling edge of write pulse
Address setup time before rising edge of write pulse
Address hold time after falling edge of write pulse
Address setup time before rising edge of read pulse
Address hold time after falling edge of read pulse
Write enable to data output valid delay
Data-in to data-out valid delay
Data-out delay
Clock high time
Clock low time
Note (1)
Parameter
Altera Corporation
(5)
(5)
(5)
(5)
Conditions

Related parts for EP1K100