AD5315BRM-REEL AD [Analog Devices], AD5315BRM-REEL Datasheet - Page 6

• Manufacturer Part Number: AD5315BRM-REEL
• Description: 2.5 V to 5.5 V, 500 uA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
• Manufacturer: AD [Analog Devices]

AD5305/AD5315/AD5325
Pin No.
1
2
3
4
5
6
7
8
9
10
TERMINOLOGY
Relative Accuracy
For the DAC, relative accuracy or integral nonlinearity (INL) is
a measure of the maximum deviation, in LSB, from a straight
line passing through the endpoints of the DAC transfer function.
Typical INL versus code plots can be seen in TPCs 1, 2, and 3.
Differential Nonlinearity
Differential nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified differential nonlinearity of ± 1 LSB
maximum ensures monotonicity. This DAC is guaranteed
monotonic by design. Typical DNL versus code plots can be
seen in TPCs 4, 5, and 6.
Offset Error
This is a measure of the offset error of the DAC and the output
amplifier. It is expressed as a percentage of the full-scale range.
Gain Error
This is a measure of the span error of the DAC. It is the devia-
tion in slope of the actual DAC transfer characteristic from the
ideal expressed as a percentage of the full-scale range.
Mnemonic
V
V
V
V
REFIN
V
GND
SDA
SCL
A0
DD
OUT
OUT
OUT
OUT
A
B
C
D
Function
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V and the supply should be
decoupled to GND.
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation.
Reference Input Pin for All Four DACs. It has an input range from 0.25 V to V
Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation.
Ground Reference Point for All Circuitry on the Part.
Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 16-bit
input shift register. It is a bidirectional open-drain data line that should be pulled to the supply with an
external pull-up resistor.
Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 16-bit
input shift register. Clock rates of up to 400 kbit/s can be accommodated in the 2-wire interface.
Address Input. Sets the least significant bit of the 7-bit slave address.
PIN FUNCTION DESCRIPTIONS
V
V
V
REFIN
OUT
OUT
OUT
V
PIN CONFIGURATION
DD
A
B
C
1
2
3
4
5
(Not to Scale)
TOP VIEW
AD5305/
AD5315/
AD5325
–6–
Offset Error Drift
This is a measure of the change in offset error with changes in
temperature. It is expressed in (ppm of full-scale range)/°C.
Gain Error Drift
This is a measure of the change in gain error with changes in
temperature. It is expressed in (ppm of full-scale range)/°C.
Power Supply Rejection Ratio (PSRR)
This indicates how the output of the DAC is affected by changes
in the supply voltage. PSRR is the ratio of the change in V
a change in V
in dB. V
DC Crosstalk
This is the dc change in the output level of one DAC at midscale
in response to a full-scale code change (all 0s to all 1s and vice
versa) and output change of another DAC. It is expressed in µV.
Reference Feedthrough
This is the ratio of the amplitude of the signal at the DAC out-
put to the reference input when the DAC output is not being
updated. It is expressed in dB.
10
9
8
7
6
A0
SCL
SDA
GND
V
OUT
REF
D
is held at 2 V and V
DD
for full-scale output of the DAC. It is measured
DD
is varied ± 10%.
DD
.
REV. F
OUT
to