ADV7181 AD [Analog Devices], ADV7181 Datasheet - Page 44

• Manufacturer Part Number: ADV7181
• Description: Multiformat SDTV Video Decoder
• Manufacturer: AD [Analog Devices]

ADV7181B
PVBEGDELO PAL VSync Begin Delay on Odd Field,
Address 0xE8 [7]
When PVBEGDELO is 0 (default), there is no delay.
Setting PVBEGDELO to 1 delays VSync going high on an odd
field by a line relative to PVBEG.
PVBEGDELE PAL VSync Begin Delay on Even Field,
Address 0xE8 [6]
When PVBEGDELE is 0, there is no delay.
Setting PVBEGDELE to 1 (default) delays VSync going high on
an even field by a line relative to PVBEG.
PVBEGSIGN PAL VSync Begin Sign, Address 0xE8 [5]
Setting PVBEGSIGN to 0 delays the beginning of VSync. Set for
user manual programming.
Setting PVBEGSIGN to 1(default) advances the beginning of
VSync. Not recommended for user programming.
NOT VALID FOR USER
PROGRAMMING
VSYNC BY PVBEG[4:0]
ADVANCE BEGIN OF
ADVANCE BY
PVBEGDELO
ADDITIONAL
DELAY BY
0.5 LINE
VSBHO
1 LINE
YES
1
1
Figure 27. PAL VSync Begin
1
VSYNC BEGIN
0
0
PVBEGSIGN
ODD FIELD?
0
0
VSYNC BY PVBEG[4:0]
DELAY BEGIN OF
ADVANCE BY
PVBEGDELE
ADDITIONAL
DELAY BY
0
0.5 LINE
VSBHE
1 LINE
NO
1
1
Rev. 0 | Page 44 of 96
PVBEG[4:0] PAL VSync Begin, Address 0xE8 [4:0]
The default value of PVBEG is 00101, indicating the PAL VSync
begin position.
For all NTSC/PAL VSync timing controls, both the V bit in the
AV code and the VSync on the VS pin are modified.
PVENDDELO PAL VSync End Delay on Odd Field,
Address 0xE9,[7]
When PVENDDELO is 0 (default), there is no delay.
Setting PVENDDELO to 1 delays VSync going low on an odd
field by a line relative to PVEND.
PVENDDELE PAL VSync End Delay on Even Field,
Address 0xE9,[6]
When PVENDDELE is 0 (default), there is no delay.
Setting PVENDDELE to 1 delays VSync going low on an even
field by a line relative to PVEND.
NOT VALID FOR USER
PROGRAMMING
VSYNC BY PVEND[4:0]
ADVANCE END OF
ADVANCE BY
PVENDDELO
ADDITIONAL
DELAY BY
0.5 LINE
VSEHO
1 LINE
YES
1
1
Figure 28. PAL VSync End
1
0
0
ODD FIELD?
PVENDSIGN
VSYNC END
0
0
DELAY END OF VSYNC
BY PVEND[4:0]
ADVANCE BY
ADDITIONAL
PVENDDELE
DELAY BY
0
0.5 LINE
VSEHE
1 LINE
NO
1
1