TDA8003TS/C1 PHILIPS [NXP Semiconductors], TDA8003TS/C1 Datasheet - Page 12

no-image

TDA8003TS/C1

Manufacturer Part Number
TDA8003TS/C1
Description
I2C-bus SIM card interface
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet
Philips Semiconductors
Protections
The following main hardware fault conditions are
monitored by the circuit:
When one of these problems is detected during a card
session, the security logic block pulls SIMERR to LOW, to
warn the microcontroller and initiates an automatic
deactivation of the contacts (see Fig.6).
I/O circuit
The Idle state is realized by both I/O and SIMI/O being
pulled HIGH (via a 10 k pull-up resistor from I/O to V
and via a 20 k pull-up resistor from SIMI/O to V
I/O is referenced to V
operation with V
2000 Apr 20
handbook, full pagewidth
Short circuits between V
Card take-off during transaction
Supply drop-out.
I
2
C-bus SIM card interface
SIMERR
START
V CC
RST
CLK
I/O
CC
CC
V
DD
and SIMI/O to V
CC
V
DDI
and other contacts
.
DDI
, thus allowing
Fig.6 Emergency deactivation.
DDI
).
CC
12
When configuration bit I/OEN is logic 0, then I/O and
SIMI/O are independent, which allows parallelization of
several TDA8003TS with only one I/O line on the
microcontroller side (up to 4 different I
When bit I/OEN is logic 1, then the data transmission
between I/O and SIMI/O is enabled.
The first side on which a falling edge occurs becomes the
master. An anti-latch circuit disables the detection of falling
edges on the other side, which becomes a slave.
After a delay time t
N transistor on the slave side is turned on, thus
transmitting the logic 0 present on the master side.
When the master goes back to logic 1, the P transistor on
the slave side is turned on during t
return to their Idle states.
The maximum frequency on these lines is 1 MHz.
status readout
d
(<500 ns) on the falling edge, the
d
, and then both sides
TDA8003TS
Product specification
2
C-bus addresses).
MGR439

Related parts for TDA8003TS/C1